main
Ray vc08lc18a500dp: laser-etched CAD + chip hero (factory 2.0.0 backfill) d79579a 17d ago

VC08LC18A500DP

Kyocera AVX · Varistors · 0805

VC08LC18A500DP from Kyocera AVX, in a 0805. Pinout and pin descriptions extracted from the manufacturer datasheet by ds2sf; symbol, footprint, and 3D from KiCad-official CAD.

Pinout

Pin Name Type Function
1 1 passive Varistor terminal 1. Bidirectional passive terminal of the multilayer ceramic transient voltage suppressor; connect between the protected signal/rail and ground (either terminal is interchangeable). Working voltage ≤18Vdc, clamping voltage 50V @ 1A (8x20μs).
2 2 passive Varistor terminal 2. Bidirectional passive terminal of the multilayer ceramic transient voltage suppressor; connect between the protected signal/rail and ground (either terminal is interchangeable). Working voltage ≤18Vdc, clamping voltage 50V @ 1A (8x20μs).

Key specifications

Parameter Value
Manufacturer Kyocera AVX
Package 0805
Category Circuit Protection
Pins 2

Ordering variants

Same part, different packaging or reel option.

  • VC08LC18A500DPVC04LC18V500
  • VC08LC18A500DPVC06LC18X500
  • VC08LC18A500DP
  • VC08LC18A500RP
  • VC08LC18A500TP
  • VC08LC18A500DPVC12LC18A500

CAD (KiCad official)

  • Symbol: VC08LC18A500DP
  • Footprint: Resistor_SMD:R_0805_2012Metric
  • 3D model: 0805 (KiCad packages3D, STEP)
  • 3D model files: vc08lc18a500dp-etched.step / vc08lc18a500dp-etched.glb carry the MPN laser-etched on the die in a toggleable Adom.LaserEtch group (Fusion-ready); vc08lc18a500dp.step / vc08lc18a500dp.glb are the bare package body.

Provenance

Data extracted from the manufacturer datasheet, not a distributor listing:

  • Datasheet: Kyocera AVX datasheet (None pp, sha256 3164eb71998c7ceb, retrieved 2026-08-17, tier: lcsc)
  • Extractor: ds2sf (Claude). Every pin and dimension is cited to a datasheet page; it refuses to fabricate.
  • CAD: KiCad official libraries (CC-BY-SA 4.0).

Datasheet PDF