component
USB2512B-AEZG
Public Made by Adomby adom
Microchip Tech USB ICs, TQFN-36-EP(6x6). Pinout cross-checked by two models against the datasheet, KiCad symbol/footprint/3D.
Generated by kicad-footprint-generator · KiCad file format 20260206
| Name | Last updated |
|---|---|
| docs | 9d ago |
| viewers | 9d ago |
| package.json | 9d ago |
| page.json | 9d ago |
| README.md | 9d ago |
| usb2512b-aezg-etched.glb | 9d ago |
| usb2512b-aezg-etched.step | 9d ago |
| usb2512b-aezg-hero.glb | 9d ago |
| usb2512b-aezg-hero.overlay.json | 9d ago |
| usb2512b-aezg.glb | 9d ago |
| usb2512b-aezg.kicad_mod | 9d ago |
| usb2512b-aezg.kicad_sym | 9d ago |
| usb2512b-aezg.lbr | 9d ago |
| usb2512b-aezg.step | 9d ago |
USB2512B-AEZG
Microchip Tech · USB ICs · TQFN-36-EP(6x6)
USB2512B-AEZG from Microchip Tech, in a TQFN-36-EP(6x6). Pinout and pin descriptions extracted from the manufacturer datasheet (extract_pins, cross-checked by a second model); symbol, footprint, and 3D from KiCad-official CAD.
Pinout
| Pin | Name | Type | Function |
|---|---|---|---|
| 1 | USBDM_DN1/PRT_DIS_M1 | bidirectional | Downstream port 1 hi-speed USB D- data line, also the port 1 disable strap sampled at RESET_N negation (pull up both PRT_DIS_M1 and PRT_DIS_P1 to disable the port). |
| 2 | USBDP_DN1/PRT_DIS_P1 | bidirectional | Downstream port 1 hi-speed USB D+ data line, also the port 1 disable strap; to disable, use a 10 k pull-up resistor to 3.3 V. |
| 3 | USBDM_DN2/PRT_DIS_M2 | bidirectional | Downstream port 2 hi-speed USB D- data line, also the port 2 disable strap sampled at RESET_N negation (pull up both PRT_DIS_M2 and PRT_DIS_P2 to disable the port). |
| 4 | USBDP_DN2/PRT_DIS_P2 | bidirectional | Downstream port 2 hi-speed USB D+ data line, also the port 2 disable strap; to disable, use a 10 k pull-up resistor to 3.3 V. |
| 5 | VDDA33 | power_in | 3.3 V analog power supply. |
| 6 | NC | unconnected | No connect: no signal or trace should be routed or attached to this pin. |
| 7 | NC | unconnected | No connect: no signal or trace should be routed or attached to this pin. |
| 8 | NC | unconnected | No connect: no signal or trace should be routed or attached to this pin. |
| 9 | NC | unconnected | No connect: no signal or trace should be routed or attached to this pin. |
| 10 | VDDA33 | power_in | 3.3 V analog power supply. |
| 11 | TEST | input | Test pin with internal pull-down: treat as a no connect or connect to ground, and route no trace or signal to it. |
| 12 | PRTPWR1/BC_EN1 | bidirectional | Port 1 USB power enable output (O12) that is also the battery charging strap (internal pull-down) sampled at RESET_N negation: 1 = battery charging supported on port 1. |
| 13 | OCS_N1 | input | Over-current sense input for port 1 from an external current monitor, with internal pull-up, active low. |
| 14 | CRFILT | passive | Core regulator filter capacitor pin: can have up to a 0.1 µF low-ESR capacitor to VSS, or be left unconnected. |
| 15 | VDD33 | power_in | 3.3 V digital power supply. |
| 16 | PRTPWR2/BC_EN2 | bidirectional | Port 2 USB power enable output (O12) that is also the battery charging strap (internal pull-down) sampled at RESET_N negation: 1 = battery charging supported on port 2. |
| 17 | OCS_N2 | input | Over-current sense input for port 2 from an external current monitor, with internal pull-up, active low. |
| 18 | NC | unconnected | No connect: no signal or trace should be routed or attached to this pin. |
| 19 | NC | unconnected | No connect: no signal or trace should be routed or attached to this pin. |
| 20 | NC | unconnected | No connect: no signal or trace should be routed or attached to this pin. |
| 21 | NC | unconnected | No connect: no signal or trace should be routed or attached to this pin. |
| 22 | SDA/SMBDATA/NON_REM1 | bidirectional | Serial data (I2C) or SMBus data signal (I/OSD12), also the non-removable port 1 strap sampled with NON_REM0 at RESET_N negation (47-100 k strap resistor). |
| 23 | VDD33 | power_in | 3.3 V digital power supply. |
| 24 | SCL/SMBCLK/CFG_SEL0 | bidirectional | Serial clock (I2C) or SMBus clock (I/OSD12), also configuration select 0 latched on the rising edge of RESET_N to set the hub configuration method. |
| 25 | HS_IND/CFG_SEL1 | bidirectional | Hi-speed upstream port indicator (asserted = connected at HS, negated = FS), also configuration select 1 latched on the rising edge of RESET_N. |
| 26 | RESET_N | input | Active-low reset input; the minimum active low pulse is 1 µs. |
| 27 | VBUS_DET | input | Detects upstream VBUS power to decide when to assert the internal D+ pull-up; connect to VBUS via a 2:1 divider (two 100 k suggested) or, if self-powered with permanently attached host, to a host control output or the host 3.3 V domain. |
| 28 | SUSP_IND/LOCAL_PWR/NON_REM0 | bidirectional | Active/suspend status LED output, local self-power detect input (low = no local power, high = available), and non-removable port strap bit 0 sampled at RESET_N negation. |
| 29 | VDDA33 | power_in | 3.3 V analog power supply. |
| 30 | USBDM_UP | bidirectional | Upstream USB D- data signal; connect to the upstream USB bus (host, port, or upstream hub). |
| 31 | USBDP_UP | bidirectional | Upstream USB D+ data signal; connect to the upstream USB bus (host, port, or upstream hub). |
| 32 | XTALOUT | output | Crystal output with 1.2 V p-p and weak (<1 mA) drive; leave unconnected or use with caution when an external clock drives XTALIN/CLKIN. |
| 33 | XTALIN/CLKIN | input | 24 MHz crystal input or external 24 MHz clock input when a crystal is not used. |
| 34 | PLLFILT | passive | PLL regulator filter capacitor pin: can have up to a 0.1 µF low-ESR capacitor to VSS, or be left unconnected. |
| 35 | RBIAS | input | USB transceiver bias: a 12.0 k (+/-1%) resistor is attached from ground to this pin. |
| 36 | VDDA33 | power_in | 3.3 V analog power supply. |
| 37 | EP | passive | Exposed pad (from the footprint; not named in the datasheet pin table). |
Key specifications
| Parameter | Value |
|---|---|
| Manufacturer | Microchip Tech |
| Package | TQFN-36-EP(6x6) |
| Category | Communication Interface Chip/UART/485/232 |
| Pins | 37 |
Electrical characteristics
Limits as printed in the datasheet (page.json metadata.characteristics carries them as data).
| Parameter | Symbol | Min | Typ | Max | Unit | Conditions | Page |
|---|---|---|---|---|---|---|---|
| Storage Temperature | TSTOR | -55 | 150 | °C | 39 | ||
| 3.3 V supply voltage | VDD33, VDDA33 | 4.6 | V | Applies to all packages | 39 | ||
| Voltage on any I/O pin | -0.5 | 5.5 | V | 39 | |||
| Voltage on XTALIN | -0.5 | 4 | V | 39 | |||
| Voltage on XTALOUT | -0.5 | 2.5 | V | 39 | |||
| Extended Commercial Operating Temperature | TAE | 0 | 85 | °C | Ambient temperature in still air | 39 | |
| 3.3 V supply voltage | VDD33, VDDA33 | 3 | 3.6 | V | Applies to all parts | 39 | |
| 3.3 V supply rise time | tRT33 | 0 | 400 | µs | See Figure 6-1 and Note 6-2 | 39 | |
| Voltage on any I/O pin | -0.3 | 5.5 | V | If any 3.3 V supply voltage drops below 3.0 V, then the MAX becomes: (3.3 V supply voltage) + 0.5 | 39 | ||
| Voltage on XTALIN | -0.3 | V | Max is VDD33 | 39 | |||
| Low Input Level (I, IS) | VILI | 0.8 | V | TTL Levels | 40 | ||
| High Input Level (I, IS) | VIHI | 2 | V | TTL Levels | 40 | ||
| Input Leakage (I, IS) | IIL | -10 | 10 | µA | VIN = 0 to VDD33 | 40 | |
| Hysteresis (IS only) | VHYSI | 250 | 350 | mV | 40 | ||
| Low Input Leakage (IPU) | IILL | 35 | 90 | µA | VIN = 0 | 40 | |
| High Input Leakage (IPU) | IIHL | -10 | 10 | µA | VIN = VDD33 | 40 | |
| Low Input Leakage (IPD) | IILL | -10 | 10 | µA | VIN = 0 | 40 | |
| High Input Leakage (IPD) | IIHL | -90 | -35 | µA | VIN = VDD33 | 40 | |
| ICLK Low Input Level | VILCK | 0.3 | V | 40 | |||
| ICLK High Input Level | VIHCK | 0.9 | V | 40 | |||
| ICLK Input Leakage | IIL | -10 | 10 | µA | VIN = 0 to VDD33 | 40 | |
| Low Output Level (O12, I/O12, I/OSD12) | VOL | 0.4 | V | IOL = 12 mA @ VDD33 = 3.3 V | 41 | ||
| High Output Level (O12, I/O12, I/OSD12) | VOH | 2.4 | V | IOH = -12 mA @ VDD33 = 3.3 V | 41 | ||
| Output Leakage | IOL | -10 | 10 | µA | 41 | ||
| Hysteresis (SD pad only) | IHYSC | 250 | 350 | mV | VIN = VDD33 (Note 6-1) | 41 | |
| Supply Current Unconfigured Hi-Speed Host, USB2512B | ICCINTHS | 40 | 45 | mA | 41 | ||
| Supply Current Unconfigured Full-Speed Host, USB2512B | ICCINTFS | 35 | 40 | mA | 41 | ||
| Supply Current Configured Hi-Speed Host, USB2512B | IHCH1 | 60 | 65 | mA | Base current of one downstream port | 41 | |
| Supply Current Configured Full-Speed Host, USB2512B | IFCC1 | 45 | 50 | mA | Base current of one downstream port | 42 | |
| Supply Current Suspend, USB2512B | ICSBY | 475 | 1000 | µA | All supplies combined | 42 | |
| Supply Current Reset, USB2512B | ICRST | 550 | 1100 | µA | All supplies combined | 42 | |
| Clock Input Capacitance | CXTAL | 6 | pF | All pins except USB pins and the pins under the test tied to AC ground | 42 | ||
| Input Capacitance | CIN | 6 | pF | (Note 6-5) TA = 25°C; fc = 1 MHz; VDD33 = 3.3 V | 42 | ||
| Output Capacitance | COUT | 6 | pF | 42 | |||
| RESET_N asserted | t1 | 1 | µs | 36 | |||
| CFG_SEL[1:0] setup time | t2 | 16.7 | ns | 36 | |||
| CFG_SEL[1:0] hold time | t3 | 16.7 | 1400 | ns | 36 | ||
| Crystal frequency tolerance | -350 | 350 | ppm | Parallel resonant, fundamental mode, 24 MHz | 44 |
CAD (KiCad official)
- Symbol:
USB2512B-AEZG - Footprint:
Package_DFN_QFN:QFN-36-1EP_6x6mm_P0.5mm_EP3.7x3.7mm - 3D model: TQFN-36-EP(6x6) (KiCad packages3D, STEP)
- 3D model files:
usb2512b-aezg-etched.step/usb2512b-aezg-etched.glbcarry the MPN laser-etched on the die in a toggleableAdom.LaserEtchgroup (Fusion-ready);usb2512b-aezg.step/usb2512b-aezg.glbare the bare package body.
Provenance
Data extracted from the manufacturer datasheet, not a distributor listing:
- Datasheet: Microchip Tech datasheet (57 pp, sha256
3fca1a17701a3fd5, retrieved 2026-10-22, tier: manufacturer) - Extractor: parts-factory
2.0.0/extract_pins 0.3, primaryclaude-sonnet-5-5(text), consensusclaude-sonnet-5-5(agreed), guards: pin_guards 0.1: passed. Pins are checked against the footprint pad set and their cited datasheet pages before publish. - CAD: KiCad official libraries (CC-BY-SA 4.0).