main
Download ZIP Propose a change
Generated by kicad-footprint-generator · KiCad file format 20260206
Name Last commit message Last updated
docs Publish 0.1.0 · Ray 16d ago
viewers uln2803an: viewers · Ray 16d ago
package.json Publish 0.1.0 · Ray 16d ago
page.json Set visibility: public · Ray 16d ago
README.md Publish 0.1.0 · Ray 16d ago
uln2803an-etched.glb Publish 0.1.0 · Ray 16d ago
uln2803an-etched.step uln2803an: factory component page (tier=lcsc) · Ray 16d ago
uln2803an-hero.glb uln2803an: hero GLB from the etched model (keeps the MPN mark) · Ray 16d ago
uln2803an-hero.overlay.json Publish 0.1.0 · Ray 16d ago
uln2803an.glb Publish 0.1.0 · Ray 16d ago
uln2803an.kicad_mod Publish 0.1.0 · Ray 16d ago
uln2803an.kicad_sym Publish 0.1.0 · Ray 16d ago
uln2803an.lbr Publish 0.1.0 · Ray 16d ago
uln2803an.step Publish 0.1.0 · Ray 16d ago

ULN2803AN

lingxingic · Darlington Transistor Arrays · DIP-18

ULN2803AN from lingxingic, in a DIP-18. Pinout and pin descriptions extracted from the manufacturer datasheet (extract_pins, cross-checked by a second model); symbol, footprint, and 3D from KiCad-official CAD.

Pinout

Pin Name Type Function
1 1B input Base input of Darlington channel 1, with a 2.7 kΩ series base resistor; absolute maximum input voltage is -0.5 to 30 V and recommended input voltage is 0 to 24 V, compatible with TTL/CMOS logic.
2 2B input Base input of Darlington channel 2, with a 2.7 kΩ series base resistor; absolute maximum input voltage is -0.5 to 30 V and recommended input voltage is 0 to 24 V, compatible with TTL/CMOS logic.
3 3B input Base input of Darlington channel 3, with a 2.7 kΩ series base resistor; absolute maximum input voltage is -0.5 to 30 V and recommended input voltage is 0 to 24 V, compatible with TTL/CMOS logic.
4 4B input Base input of Darlington channel 4, with a 2.7 kΩ series base resistor; absolute maximum input voltage is -0.5 to 30 V and recommended input voltage is 0 to 24 V, compatible with TTL/CMOS logic.
5 5B input Base input of Darlington channel 5, with a 2.7 kΩ series base resistor; absolute maximum input voltage is -0.5 to 30 V and recommended input voltage is 0 to 24 V, compatible with TTL/CMOS logic.
6 6B input Base input of Darlington channel 6, with a 2.7 kΩ series base resistor; absolute maximum input voltage is -0.5 to 30 V and recommended input voltage is 0 to 24 V, compatible with TTL/CMOS logic.
7 7B input Base input of Darlington channel 7, with a 2.7 kΩ series base resistor; absolute maximum input voltage is -0.5 to 30 V and recommended input voltage is 0 to 24 V, compatible with TTL/CMOS logic.
8 8B input Base input of Darlington channel 8, with a 2.7 kΩ series base resistor; absolute maximum input voltage is -0.5 to 30 V and recommended input voltage is 0 to 24 V, compatible with TTL/CMOS logic.
9 E power_in Emitter/ground pin (地) of the Darlington array, which is the ground reference for all channels.
10 COM power_in Common terminal for the internal clamp diodes; COM voltage is limited to 50 V, and the datasheet requires it to be connected to the supply to protect the device from overshoot voltage.
11 8C output Open-collector Darlington output of channel 8 with internal clamp diode; collector-emitter voltage is limited to -0.5 to 50 V and single-channel output current to 500 mA.
12 7C output Open-collector Darlington output of channel 7 with internal clamp diode; collector-emitter voltage is limited to -0.5 to 50 V and single-channel output current to 500 mA.
13 6C output Open-collector Darlington output of channel 6 with internal clamp diode; collector-emitter voltage is limited to -0.5 to 50 V and single-channel output current to 500 mA.
14 5C output Open-collector Darlington output of channel 5 with internal clamp diode; collector-emitter voltage is limited to -0.5 to 50 V and single-channel output current to 500 mA.
15 4C output Open-collector Darlington output of channel 4 with internal clamp diode; collector-emitter voltage is limited to -0.5 to 50 V and single-channel output current to 500 mA.
16 3C output Open-collector Darlington output of channel 3 with internal clamp diode; collector-emitter voltage is limited to -0.5 to 50 V and single-channel output current to 500 mA.
17 2C output Open-collector Darlington output of channel 2 with internal clamp diode; collector-emitter voltage is limited to -0.5 to 50 V and single-channel output current to 500 mA.
18 1C output Open-collector Darlington output of channel 1 with internal clamp diode; collector-emitter voltage is limited to -0.5 to 50 V and single-channel output current to 500 mA.

Key specifications

Parameter Value
Manufacturer lingxingic
Package DIP-18
Category Transistors/Thyristors
Pins 18

Electrical characteristics

Limits as printed in the datasheet (page.json metadata.characteristics carries them as data).

Parameter Symbol Min Typ Max Unit Conditions Page
集电极-发射极电压(1C~8C) VCE -0.5 50 V 5
COM 端电压 VCOM 50 V 5
输入端电压(1B~8B) VIN -0.5 30 V 5
输出电流(单路) IOUT 500 mA/ch 5
续流二极管正向电流 IF 500 mA 5
最高工作结温 TJ 150 ℃ 5
储存温度范围 Tstg -65 150 ℃ 5
焊接温度 TL 245 ℃ 10 秒, DIP 5
集电极-发射极电压(1C~8C) VCE 0 50 V 6
COM 端电压 VCOM 0 50 V 6
输入电压(1B~8B) VIN 0 24 V 6
输出电流(DIP18,占空比 10%) IOUT 0 350 mA TPW=25ms, 8 通道, Tamb=85℃, TJ=120℃, 占空比 10% 6
输出电流(DIP18,占空比 50%) IOUT 0 100 mA TPW=25ms, 8 通道, Tamb=85℃, TJ=120℃, 占空比 50% 6
钳位二极管反向电压 VR 50 V 6
钳位二极管正向电流 IF 350 mA 6
工作温度范围 Tamb -40 85 ℃ 6
输出漏电流 ILEAK 50 uA VCE=50V,VIN=0V 6
输出漏电流 ILEAK 100 uA VCE=50V,VIN=0V,Tamb=85℃ 6
集电极-发射极饱和压降 VCEO(SAT) 1.3 1.6 V IOUT=350mA,IIN=500uA 6
集电极-发射极饱和压降 VCEO(SAT) 1.1 1.3 V IOUT=200mA,IIN=350uA 6
集电极-发射极饱和压降 VCEO(SAT) 0.9 1.1 V IOUT=100mA,IIN=250uA 6
直流电流传输比 hFE 1000 VCE=2V,IOUT=350mA 6
输入电流(开) IIN(ON) 0.4 0.7 mA VIN=2.4V,IOUT=350mA 6
输入电流(关) IIN(OFF) 50 65 uA IOUT=500uA,Tamb=85℃ 6
输入电压(开) VIN(ON) 2.4 V VCE=2V,IOUT=350mA 6
输入电压(开) VIN(ON) 2 V VCE=2V,IOUT=200mA 6
续流二极管反向电流 IR 50 uA VR=50V 6
续流二极管正向电压 VF 2 V IF=350mA 6
热阻 θJA(DIP18) θJA 80 ℃/W 注1、注2:JEDEC 2S2P 5
输入基极串联电阻 2.7 K 3

CAD (KiCad official)

  • Symbol: ULN2803AN
  • Footprint: Package_DIP:DIP-18_W7.62mm
  • 3D model: DIP-18 (KiCad packages3D, STEP)
  • 3D model files: uln2803an-etched.step / uln2803an-etched.glb carry the MPN laser-etched on the die in a toggleable Adom.LaserEtch group (Fusion-ready); uln2803an.step / uln2803an.glb are the bare package body.

Provenance

Data extracted from the manufacturer datasheet, not a distributor listing:

  • Datasheet: lingxingic datasheet (13 pp, sha256 4aadf36f2e1e5a70, retrieved 2026-10-15, tier: lcsc)
  • Datasheet language: Chinese. Pin names, descriptions, and specs on this page were extracted and translated to English by ds2sf; the linked PDF is the manufacturer original.
  • Extractor: parts-factory 2.0.0 / extract_pins 0.3, primary claude-haiku-5-5 (text), consensus claude-sonnet-5-5 (agreed), guards: pin_guards 0.1: passed. Pins are checked against the footprint pad set and their cited datasheet pages before publish.
  • CAD: KiCad official libraries (CC-BY-SA 4.0).

Datasheet PDF