component
ULN2003V12PWR
Public Made by Adomby adom
Texas Instruments Darlington Transistor Arrays, TSSOP-16. Pinout cross-checked by two models against the datasheet, KiCad symbol/footprint/3D.
3D Model
Open in new tab ↗
Loads on click. Unloads only if this page sits in the background.
Symbol & Footprint
Schematic Symbol
Open full view ↗Loads on click. Unloads only if this page sits in the background.
PCB Footprint
Open full view ↗Loads on click. Unloads only if this page sits in the background.
Datasheet
Open in new tab ↗Loads on click. Unloads only if this page sits in the background.
README
markdownULN2003V12PWR
Texas Instruments · Darlington Transistor Arrays · TSSOP-16
ULN2003V12PWR from Texas Instruments, in a TSSOP-16. Pinout and pin descriptions extracted from the manufacturer datasheet (extract_pins, cross-checked by a second model); symbol, footprint, and 3D from KiCad-official CAD.
Pinout
| Pin | Name | Type | Function |
|---|---|---|---|
| 1 | IN1 | input | Channel 1 logic input, rated from -0.3 V to 5.5 V (absolute maximum). |
| 2 | IN2 | input | Channel 2 logic input, rated from -0.3 V to 5.5 V (absolute maximum). |
| 3 | IN3 | input | Channel 3 logic input, rated from -0.3 V to 5.5 V (absolute maximum). |
| 4 | IN4 | input | Channel 4 logic input, rated from -0.3 V to 5.5 V (absolute maximum). |
| 5 | IN5 | input | Channel 5 logic input, rated from -0.3 V to 5.5 V (absolute maximum). |
| 6 | IN6 | input | Channel 6 logic input, rated from -0.3 V to 5.5 V (absolute maximum). |
| 7 | IN7 | input | Channel 7 logic input, rated from -0.3 V to 5.5 V (absolute maximum). |
| 8 | GND | power_in | Device ground with absolute maximum continuous current of 1 A at TJ < 100°C or 700 mA at 100°C < TJ < 125°C. |
| 9 | COM | power_in | Common cathode node for internal free-wheeling diodes and power supply for gate drive circuitry, rated from 0 to 20 V (absolute maximum). |
| 10 | OUT7 | output | Channel 7 open-drain output, rated from 0 to 20 V (absolute maximum). |
| 11 | OUT6 | output | Channel 6 open-drain output, rated from 0 to 20 V (absolute maximum). |
| 12 | OUT5 | output | Channel 5 open-drain output, rated from 0 to 20 V (absolute maximum). |
| 13 | OUT4 | output | Channel 4 open-drain output, rated from 0 to 20 V (absolute maximum). |
| 14 | OUT3 | output | Channel 3 open-drain output, rated from 0 to 20 V (absolute maximum). |
| 15 | OUT2 | output | Channel 2 open-drain output, rated from 0 to 20 V (absolute maximum). |
| 16 | OUT1 | output | Channel 1 open-drain output, rated from 0 to 20 V (absolute maximum). |
Key specifications
| Parameter | Value |
|---|---|
| Manufacturer | Texas Instruments |
| Package | TSSOP-16 |
| Category | Transistors/Thyristors |
| Pins | 16 |
CAD (KiCad official)
- Symbol:
ULN2003V12PWR - Footprint:
Package_SO:TSSOP-16_4.4x5mm_P0.65mm - 3D model: TSSOP-16 (KiCad packages3D, STEP)
- 3D model files:
uln2003v12pwr-etched.step/uln2003v12pwr-etched.glbcarry the MPN laser-etched on the die in a toggleableAdom.LaserEtchgroup (Fusion-ready);uln2003v12pwr.step/uln2003v12pwr.glbare the bare package body.
Provenance
Data extracted from the manufacturer datasheet, not a distributor listing:
- Datasheet: Texas Instruments datasheet (22 pp, sha256
93fd3ebe048c4181, retrieved 2026-09-24, tier: manufacturer) - Extractor: parts-factory
2.0.0/extract_pins 0.2, primaryclaude-haiku-4-5-20251001(text), consensusclaude-sonnet-5(agreed), guards: pin_guards 0.1: passed. Pins are checked against the footprint pad set and their cited datasheet pages before publish. - CAD: KiCad official libraries (CC-BY-SA 4.0).