component

UCD3138RJAT

Public Made by Adom

by adom

Texas Instruments Power Management - Specialized, VQFN-40-EP(6x6). Pinout cross-checked by two models against the datasheet, KiCad symbol/footprint/3D.

componentpower management (pmic)ucd3138rjatfactory-2.0.0extractor-text
Overview Files Discover Packages Releases Dependencies Issues Breadcrumbs Pull Requests Activity
main
Download ZIP Propose a change
Generated by kicad-footprint-generator · KiCad file format 20260206
Name Last commit message Last updated
docs Publish 0.1.0 · Ray 28d ago
viewers ucd3138rjat: viewers · Ray 28d ago
package.json Publish 0.1.0 · Ray 28d ago
page.json Set visibility: public · Ray 28d ago
README.md Publish 0.1.0 · Ray 28d ago
ucd3138rjat-etched.glb ucd3138rjat: factory component page (tier=lcsc) · Ray 28d ago
ucd3138rjat-etched.step ucd3138rjat: factory component page (tier=lcsc) · Ray 28d ago
ucd3138rjat-hero.glb ucd3138rjat: hero GLB from the etched model (keeps the MPN mark) · Ray 28d ago
ucd3138rjat-hero.overlay.json Publish 0.1.0 · Ray 28d ago
ucd3138rjat.glb Publish 0.1.0 · Ray 28d ago
ucd3138rjat.kicad_mod Publish 0.1.0 · Ray 28d ago
ucd3138rjat.kicad_sym Publish 0.1.0 · Ray 28d ago
ucd3138rjat.lbr Publish 0.1.0 · Ray 28d ago
ucd3138rjat.step Publish 0.1.0 · Ray 28d ago

UCD3138RJAT

Texas Instruments · Power Management - Specialized · VQFN-40-EP(6x6)

UCD3138RJAT from Texas Instruments, in a VQFN-40-EP(6x6). Pinout and pin descriptions extracted from the manufacturer datasheet (extract_pins, cross-checked by a second model); symbol, footprint, and 3D from KiCad-official CAD.

Pinout

Pin Name Type Function
1 AGND power_in Analog ground; the datasheet requires no voltage difference between DGND and AGND (ground difference limited to 0.3 V).
2 AD13 input 12-bit ADC channel 13, also connected to comparator E and the I-share DAC output; input range is limited to the device's 3.8 V absolute maximum rating.
3 AD06 input 12-bit ADC channel 6, connected to comparator F and the DAC output.
4 AD04 input 12-bit ADC channel 4, connected to comparator D and the DAC output.
5 AD03 input 12-bit ADC channel 3, connected to comparators B and C.
6 DGND power_in Digital ground; the datasheet recommends a single ground plane (SGND) with no voltage delta between DGND and AGND.
7 RESET input Device reset input, active low; an RC filter between V33 and RESET can be used to delay release from reset until V33 exceeds 3 V.
8 ADC_EXT_TRIG input External trigger input for ADC12 conversions; alternate functions are TCAP, SYNC and PWM0, and it can be used as a GPIO.
9 PMBUS_CLK bidirectional PMBus clock, open-drain; alternate function SCI_TX0.
10 PMBUS_DATA bidirectional PMBus data, open-drain; alternate function SCI_RX0.
11 DPWM0A output DPWM channel 0A output, high-resolution PWM with 250 ps pulse-width resolution and switching frequency up to 2 MHz.
12 DPWM0B output DPWM channel 0B output, high-resolution PWM with 250 ps pulse-width resolution and switching frequency up to 2 MHz.
13 DPWM1A output DPWM channel 1A output, high-resolution PWM with 250 ps pulse-width resolution and switching frequency up to 2 MHz.
14 DPWM1B output DPWM channel 1B output, high-resolution PWM with 250 ps pulse-width resolution and switching frequency up to 2 MHz.
15 DPWM2A output DPWM channel 2A output, high-resolution PWM with 250 ps pulse-width resolution and switching frequency up to 2 MHz.
16 DPWM2B output DPWM channel 2B output, high-resolution PWM with 250 ps pulse-width resolution and switching frequency up to 2 MHz.
17 DPWM3A output DPWM channel 3A output, high-resolution PWM with 250 ps pulse-width resolution and switching frequency up to 2 MHz; printed as 'DWPM3A' in the datasheet table.
18 DPWM3B output DPWM channel 3B output, high-resolution PWM with 250 ps pulse-width resolution and switching frequency up to 2 MHz.
19 PMBUS_ALERT bidirectional PMBus alert, open-drain.
20 PMBUS_CTRL bidirectional PMBus control, open-drain.
21 TCK input JTAG TCK, for debugging or manufacturer test only; alternate functions TCAP, SYNC and PWM0.
22 TDO output JTAG TDO, for debugging or manufacturer test only; alternate functions SCI_TX0, PMBUS_ALERT and FAULT0.
23 TDI input JTAG TDI, for debugging or manufacturer test only; alternate functions SCI_RX0, PMBUS_CTRL and FAULT1.
24 TMS input JTAG TMS, for debugging or manufacturer test only.
25 FAULT2 input External fault input 2.
26 DGND power_in Digital ground; the datasheet recommends a single ground plane (SGND) with no voltage delta between DGND and AGND.
27 V33D power_in Digital 3.3 V core supply; recommended operating range 3.0 V to 3.6 V (absolute maximum 3.8 V).
28 BP18 power_out 1.8 V bypass; recommended 1.6 V to 2.0 V, and a 2.2 µF capacitor from V33D to BP18 is required with BP18 not to exceed 1.95 V.
29 AGND power_in Substrate analog ground.
30 AGND power_in Analog ground.
31 EAP0 input Channel 0 differential analog voltage positive input to the EADC.
32 EAN0 input Channel 0 differential analog voltage negative input to the EADC.
33 EAP1 input Channel 1 differential analog voltage positive input to the EADC.
34 EAN1 input Channel 1 differential analog voltage negative input to the EADC.
35 EAP2 input Channel 2 differential analog voltage positive input to the EADC; recommended for peak current mode control.
36 AGND power_in Analog ground.
37 V33A power_in Analog 3.3 V supply; recommended operating range 3.0 V to 3.6 V (absolute maximum 3.8 V).
38 AD00 input 12-bit ADC channel 0, connected to a 10 µA current source used for PMBus address detection.
39 AD01 input 12-bit ADC channel 1, connected to a current source used for PMBus address detection.
40 AD02 input 12-bit ADC channel 2, connected to comparator A and used for current sharing (I-share).
41 EP passive Exposed pad (from the footprint; not named in the datasheet pin table).

Key specifications

Parameter Value
Manufacturer Texas Instruments
Package VQFN-40-EP(6x6)
Category Power Management (PMIC)
Pins 41

CAD (KiCad official)

  • Symbol: UCD3138RJAT
  • Footprint: Package_DFN_QFN:QFN-40-1EP_6x6mm_P0.5mm_EP4.6x4.6mm
  • 3D model: VQFN-40-EP(6x6) (KiCad packages3D, STEP)
  • 3D model files: ucd3138rjat-etched.step / ucd3138rjat-etched.glb carry the MPN laser-etched on the die in a toggleable Adom.LaserEtch group (Fusion-ready); ucd3138rjat.step / ucd3138rjat.glb are the bare package body.

Provenance

Data extracted from the manufacturer datasheet, not a distributor listing:

  • Datasheet: Texas Instruments datasheet (102 pp, sha256 5ebcb7f0fa3d9854, retrieved 2026-10-11, tier: lcsc)
  • Datasheet language: Chinese. Pin names, descriptions, and specs on this page were extracted and translated to English by ds2sf; the linked PDF is the manufacturer original.
  • Extractor: parts-factory 2.0.0 / extract_pins 0.3, primary claude-haiku-5-5 (text), consensus claude-sonnet-5-5 (agreed), guards: pin_guards 0.1: passed. Pins are checked against the footprint pad set and their cited datasheet pages before publish.
  • CAD: KiCad official libraries (CC-BY-SA 4.0).

Datasheet PDF