component

UCC5320SCDR

Public Made by Adom

by adom

Texas Instruments Isolators - Gate Drivers, SOIC-8. Pinout cross-checked by two models against the datasheet, KiCad symbol/footprint/3D.

componentpower management (pmic)ucc5320scdrfactory-2.0.0extractor-text
Overview Files Discover Packages Releases Dependencies Issues Breadcrumbs Pull Requests Activity
main
Download ZIP Propose a change
Generated by kicad-footprint-generator · KiCad file format 20260206
Name Last commit message Last updated
docs Publish 0.1.0 · Ray 1d ago
viewers ucc5320scdr: viewers · Ray 1d ago
package.json Publish 0.1.0 · Ray 1d ago
page.json Set visibility: public · Ray 1d ago
README.md Initial commit: component/ucc5320scdr · Ray 1d ago
ucc5320scdr-etched.glb ucc5320scdr: factory component page (tier=lcsc) · Ray 1d ago
ucc5320scdr-etched.step ucc5320scdr: factory component page (tier=lcsc) · Ray 1d ago
ucc5320scdr-hero.glb Publish 0.1.0 · Ray 1d ago
ucc5320scdr-hero.overlay.json Publish 0.1.0 · Ray 1d ago
ucc5320scdr.glb Publish 0.1.0 · Ray 1d ago
ucc5320scdr.kicad_mod Publish 0.1.0 · Ray 1d ago
ucc5320scdr.kicad_sym Publish 0.1.0 · Ray 1d ago
ucc5320scdr.lbr Publish 0.1.0 · Ray 1d ago
ucc5320scdr.step Publish 0.1.0 · Ray 1d ago

UCC5320SCDR

Texas Instruments · Isolators - Gate Drivers · SOIC-8

UCC5320SCDR from Texas Instruments, in a SOIC-8. Pinout and pin descriptions extracted from the manufacturer datasheet (extract_pins, cross-checked by a second model); symbol, footprint, and 3D from KiCad-official CAD.

Pinout

Pin Name Type Function
1 VCC1 power_in Input supply voltage (3V to 15V range) for input stage logic; bypass to GND with low ESR/ESL capacitor.
2 IN+ input Non-inverting gate drive control input with CMOS threshold; internally pulled low when left open circuit.
3 IN- input Inverting gate drive control input with CMOS threshold; internally pulled high when left open circuit.
4 GND1 power_in Input stage ground reference for all input-side signals.
5 VCC2 power_in Output stage positive supply (13.2V to 33V) for gate driver output stage; bypass to VEE2 with low ESR/ESL capacitor.
6 OUTH output Upper gate drive pull-up output with 4.3A typical source current on UCC5320S.
7 OUTL output Lower gate drive pull-down output with 4.4A typical sink current on UCC5320S.
8 VEE2 power_in Output stage negative supply/ground for S and M versions; bypass with low ESR/ESL capacitor.

Key specifications

Parameter Value
Manufacturer Texas Instruments
Package SOIC-8
Category Power Management (PMIC)
Pins 8

CAD (KiCad official)

  • Symbol: UCC5320SCDR
  • Footprint: Package_SO:SOIC-8_3.9x4.9mm_P1.27mm
  • 3D model: SOIC-8 (KiCad packages3D, STEP)
  • 3D model files: ucc5320scdr-etched.step / ucc5320scdr-etched.glb carry the MPN laser-etched on the die in a toggleable Adom.LaserEtch group (Fusion-ready); ucc5320scdr.step / ucc5320scdr.glb are the bare package body.

Provenance

Data extracted from the manufacturer datasheet, not a distributor listing:

  • Datasheet: Texas Instruments datasheet (57 pp, sha256 84c7492975118783, retrieved 2026-10-07, tier: lcsc)
  • Datasheet language: Chinese. Pin names, descriptions, and specs on this page were extracted and translated to English by ds2sf; the linked PDF is the manufacturer original.
  • Extractor: parts-factory 2.0.0 / extract_pins 0.3, primary claude-haiku-4-5-20251001 (text), consensus claude-sonnet-5-5 (agreed), guards: pin_guards 0.1: passed. Pins are checked against the footprint pad set and their cited datasheet pages before publish.
  • CAD: KiCad official libraries (CC-BY-SA 4.0).

Datasheet PDF