main
Download ZIP Propose a change
Generated by kicad-footprint-generator · KiCad file format 20260206
Name Last commit message Last updated
docs Publish 0.1.0 · Ray 19d ago
viewers ucc384dptr-adj: viewers · Ray 19d ago
package.json Publish 0.1.0 · Ray 19d ago
page.json Set visibility: public · Ray 19d ago
README.md Publish 0.1.0 · Ray 19d ago
ucc384dptr-adj-etched.glb ucc384dptr-adj: factory component page (tier=lcsc) · Ray 19d ago
ucc384dptr-adj-etched.step ucc384dptr-adj: factory component page (tier=lcsc) · Ray 19d ago
ucc384dptr-adj-hero.glb ucc384dptr-adj: hero GLB from the etched model (keeps the MPN mark) · Ray 19d ago
ucc384dptr-adj-hero.overlay.json Publish 0.1.0 · Ray 19d ago
ucc384dptr-adj.glb Publish 0.1.0 · Ray 19d ago
ucc384dptr-adj.kicad_mod Publish 0.1.0 · Ray 19d ago
ucc384dptr-adj.kicad_sym Publish 0.1.0 · Ray 19d ago
ucc384dptr-adj.lbr Publish 0.1.0 · Ray 19d ago
ucc384dptr-adj.step Publish 0.1.0 · Ray 19d ago

UCC384DPTR-ADJ

Texas Instruments · Voltage Regulators - Linear, Low Drop Out (LDO) Regulators · SOIC-8

UCC384DPTR-ADJ from Texas Instruments, in a SOIC-8. Pinout and pin descriptions extracted from the manufacturer datasheet (extract_pins, cross-checked by a second model); symbol, footprint, and 3D from KiCad-official CAD.

Pinout

Pin Name Type Function
1 VIN power_in Negative input supply; bypass this pin to GND with at least 1 µF of low ESR or ESL capacitance.
2 VIN power_in Negative input supply; bypass this pin to GND with at least 1 µF of low ESR or ESL capacitance.
3 SD/CT input Shutdown pin and short-circuit timing pin; pulling it more positive than -0.7 V enters low-current shutdown, it must not be driven more negative than -5 V, and the timing capacitor must connect to GND rather than VIN.
4 VOUT power_out Regulated negative output voltage; a single 4.7 µF capacitor should be connected between this pin and GND.
5 GND power_in Low-noise ground reference input; all voltages are measured with respect to this pin.
6 VIN power_in Negative input supply; bypass this pin to GND with at least 1 µF of low ESR or ESL capacitance.
7 VOUTS input Output feedback sense pin; for the ADJ version it is connected to the center tap of the external divider (or directly to VOUT for -1.25 V), and can be used as a Kelvin sense at the load.
8 VIN power_in Negative input supply; bypass this pin to GND with at least 1 µF of low ESR or ESL capacitance.

Key specifications

Parameter Value
Manufacturer Texas Instruments
Package SOIC-8
Category Power Management (PMIC)
Pins 8

CAD (KiCad official)

  • Symbol: UCC384DPTR-ADJ
  • Footprint: Package_SO:SOIC-8_3.9x4.9mm_P1.27mm
  • 3D model: SOIC-8 (KiCad packages3D, STEP)
  • 3D model files: ucc384dptr-adj-etched.step / ucc384dptr-adj-etched.glb carry the MPN laser-etched on the die in a toggleable Adom.LaserEtch group (Fusion-ready); ucc384dptr-adj.step / ucc384dptr-adj.glb are the bare package body.

Provenance

Data extracted from the manufacturer datasheet, not a distributor listing:

  • Datasheet: Texas Instruments datasheet (24 pp, sha256 7529c17d118adac1, retrieved 2026-10-11, tier: lcsc)
  • Extractor: parts-factory 2.0.0 / extract_pins 0.3, primary claude-haiku-5-5 (text), consensus claude-sonnet-5-5 (agreed), guards: pin_guards 0.1: passed. Pins are checked against the footprint pad set and their cited datasheet pages before publish.
  • CAD: KiCad official libraries (CC-BY-SA 4.0).

Datasheet PDF