component

UCC3818DTR

Public Made by Adom

by adom

Texas Instruments AC-DC Controllers And Regulators, SOIC-16. Pinout cross-checked by two models against the datasheet, KiCad symbol/footprint/3D.

componentpower management (pmic)ucc3818dtrfactory-2.0.0extractor-text
Overview Files Discover Packages Releases Dependencies Issues Breadcrumbs Pull Requests Activity
main
Download ZIP Propose a change
Generated by kicad-footprint-generator · KiCad file format 20260206
Name Last commit message Last updated
docs Publish 0.1.0 · Ray 28d ago
viewers ucc3818dtr: viewers · Ray 28d ago
package.json Publish 0.1.0 · Ray 28d ago
page.json Set visibility: public · Ray 28d ago
README.md Publish 0.1.0 · Ray 28d ago
ucc3818dtr-etched.glb ucc3818dtr: factory component page (tier=lcsc) · Ray 28d ago
ucc3818dtr-etched.step ucc3818dtr: factory component page (tier=lcsc) · Ray 28d ago
ucc3818dtr-hero.glb ucc3818dtr: hero GLB from the etched model (keeps the MPN mark) · Ray 28d ago
ucc3818dtr-hero.overlay.json Publish 0.1.0 · Ray 28d ago
ucc3818dtr.glb Publish 0.1.0 · Ray 28d ago
ucc3818dtr.kicad_mod Publish 0.1.0 · Ray 28d ago
ucc3818dtr.kicad_sym Publish 0.1.0 · Ray 28d ago
ucc3818dtr.lbr Publish 0.1.0 · Ray 28d ago
ucc3818dtr.step Publish 0.1.0 · Ray 28d ago

UCC3818DTR

Texas Instruments · AC-DC Controllers And Regulators · SOIC-16

UCC3818DTR from Texas Instruments, in a SOIC-16. Pinout and pin descriptions extracted from the manufacturer datasheet (extract_pins, cross-checked by a second model); symbol, footprint, and 3D from KiCad-official CAD.

Pinout

Pin Name Type Function
1 GND power_in Ground reference for all voltages; VCC and VREF should be bypassed directly to GND with a 0.1-µF or larger ceramic capacitor.
2 PKLMT input PFC peak current limit with a threshold of 0 V, reached when the PKLMT voltage falls below 0 V; level-shift it from the negative side of the sense resistor to VREF through a resistor divider.
3 CAOUT output Current amplifier output from a wide-bandwidth op amp that commands the PFC PWM duty cycle, with compensation components placed between CAOUT and MOUT.
4 CAI input Current amplifier noninverting input, which should connect through a resistor to the GND side of the current sense resistor and remains functional down to and below GND.
5 MOUT bidirectional Multiplier output and current amplifier inverting input, a high-impedance node whose multiplier output current is limited to 2 × IIAC.
6 IAC input Current input proportional to instantaneous line voltage to the analog multiplier, with a recommended maximum IIAC of 500 µA.
7 VAOUT output Voltage amplifier output that regulates output voltage, internally limited to approximately 5.5 V to prevent overshoot.
8 VFF input Feed-forward voltage generated by mirroring 1/2 of IIAC into an external single-pole filter, which should be 1.4 V at low line.
9 VREF power_in Accurate 7.5-V voltage reference output capable of delivering 20 mA to peripheral circuitry, internally short-circuit current-limited, and disabled at 0 V when VCC is below the UVLO threshold; bypass with 0.1 µF or larger.
10 OVP/EN input Window comparator input that disables the output driver when the boost output is a programmed level above nominal and disables the driver and resets SS when pulled below 1.9 V (typ), with a maximum input voltage of 10 V.
11 VSENSE input Voltage amplifier inverting input, normally connected to a compensation network and to the boost output through a divider; maximum input voltage 10 V.
12 RT input Oscillator charging current programming pin; a resistor between 10 kΩ and 100 kΩ to GND is recommended, with a nominal voltage of 3 V on this pin.
13 SS input Soft-start pin that is discharged when VCC is low, charges an external capacitor through a current source when enabled, and is limited to 8 V maximum input voltage.
14 CT input Oscillator timing capacitor from CT to GND that sets the PWM frequency per f ≈ 0.6/(RT × CT), with the GND lead kept as short as possible.
15 VCC power_in Positive supply that should be held between 10 V and 17 V (at least 20 mA) for normal operation, with an 18 V absolute maximum rating, and bypassed directly to GND; outputs are inhibited unless VCC exceeds the upper UVLO threshold and stays above the lower threshold.
16 DRVOUT output Totem-pole MOSFET gate drive output for the boost switch, which requires a series gate resistor to limit overshoot when driving a capacitive load.

Key specifications

Parameter Value
Manufacturer Texas Instruments
Package SOIC-16
Category Power Management (PMIC)
Pins 16

CAD (KiCad official)

  • Symbol: UCC3818DTR
  • Footprint: Package_SO:SOIC-16_3.9x9.9mm_P1.27mm
  • 3D model: SOIC-16 (KiCad packages3D, STEP)
  • 3D model files: ucc3818dtr-etched.step / ucc3818dtr-etched.glb carry the MPN laser-etched on the die in a toggleable Adom.LaserEtch group (Fusion-ready); ucc3818dtr.step / ucc3818dtr.glb are the bare package body.

Provenance

Data extracted from the manufacturer datasheet, not a distributor listing:

  • Datasheet: Texas Instruments datasheet (46 pp, sha256 ca94b4ec262a1f44, retrieved 2026-10-11, tier: lcsc)
  • Extractor: parts-factory 2.0.0 / extract_pins 0.3, primary claude-haiku-5-5 (text), consensus claude-sonnet-5-5 (agreed), guards: pin_guards 0.1: passed. Pins are checked against the footprint pad set and their cited datasheet pages before publish.
  • CAD: KiCad official libraries (CC-BY-SA 4.0).

Datasheet PDF