Loads on click. Unloads only if this page sits in the background.

Symbol & Footprint

Schematic Symbol

Open full view ↗
Loads on click. Unloads only if this page sits in the background.

PCB Footprint

Open full view ↗
Loads on click. Unloads only if this page sits in the background.
Loads on click. Unloads only if this page sits in the background.
Download PDF
Contents

README

markdown

UCC3813DTR-3

Texas Instruments · AC-DC Controllers And Regulators · SOIC-8

UCC3813DTR-3 from Texas Instruments, in a SOIC-8. Pinout and pin descriptions extracted from the manufacturer datasheet (extract_pins, cross-checked by a second model); symbol, footprint, and 3D from KiCad-official CAD.

Pinout

Pin Name Type Function
1 COMP output Error amplifier output and PWM comparator input; soft start ramps voltage from 0V to REF-1V over 4ms; feedback loop compensation network connected between COMP and FB pins.
2 FB input Inverting input of error amplifier; error amplifier non-inverting input internally biased to REF/2 (2V nominal for UCC3813-3); minimize lead length and parasitic capacitance for optimal stability.
3 CS input Current sense comparator input (PWM and overcurrent) with 100ns leading edge blanking; gain 1.65V/V typical; maximum input signal 1V when COMP = 5V.
4 RC input Oscillator timing programming pin; external resistor (10kΩ to 200kΩ) and capacitor (100pF to 1000pF) program switching frequency up to 1MHz and maximum duty cycle.
5 GND power_in Signal return ground and power return ground for all device functions.
6 OUT output High-current MOSFET gate driver output; peak current capability ±1A; actively held low during UVLO condition; on-chip Zener clamp limits voltage to VCC.
7 VCC power_in Bias power supply input; typical operating voltage 10V; connect through current-limiting resistor; internal 13.5V Zener clamp limits maximum voltage; requires 0.1µF bypass capacitor to GND.
8 REF output Voltage reference output nominally 4V with ±1.5% tolerance at 25°C 0.2mA load; provides bias to error amplifier and logic functions; requires 0.1µF bypass capacitor to GND.

Key specifications

Parameter Value
Manufacturer Texas Instruments
Package SOIC-8
Category Power Management (PMIC)
Pins 8

CAD (KiCad official)

  • Symbol: UCC3813DTR-3
  • Footprint: Package_SO:SOIC-8_3.9x4.9mm_P1.27mm
  • 3D model: SOIC-8 (KiCad packages3D, STEP)
  • 3D model files: ucc3813dtr-3-etched.step / ucc3813dtr-3-etched.glb carry the MPN laser-etched on the die in a toggleable Adom.LaserEtch group (Fusion-ready); ucc3813dtr-3.step / ucc3813dtr-3.glb are the bare package body.

Provenance

Data extracted from the manufacturer datasheet, not a distributor listing:

  • Datasheet: Texas Instruments datasheet (53 pp, sha256 e691a7fcf4f2163a, retrieved 2026-09-24, tier: lcsc)
  • Datasheet language: Chinese. Pin names, descriptions, and specs on this page were extracted and translated to English by ds2sf; the linked PDF is the manufacturer original.
  • Extractor: parts-factory 2.0.0 / extract_pins 0.2, primary claude-haiku-4-5-20251001 (text), consensus claude-sonnet-5 (agreed), guards: pin_guards 0.1: passed. Pins are checked against the footprint pad set and their cited datasheet pages before publish.
  • CAD: KiCad official libraries (CC-BY-SA 4.0).

Datasheet PDF