Loads when you scroll to it. Unloads after 5 minutes in the background.

Symbol & Footprint

Schematic Symbol

Open full view ↗
Loads when you scroll to it. Unloads after 5 minutes in the background.

PCB Footprint

Open full view ↗
Loads when you scroll to it. Unloads after 5 minutes in the background.
Loads when you scroll to it. Unloads after 5 minutes in the background.
Download PDF
Contents

README

markdown

UCC3804PWTR

Texas Instruments · AC-DC Controllers And Regulators · TSSOP-8

UCC3804PWTR from Texas Instruments, in a TSSOP-8. Pinout and pin descriptions extracted from the manufacturer datasheet (extract_pins, cross-checked by a second model); symbol, footprint, and 3D from KiCad-official CAD.

Pinout

Pin Name Type Function
1 COMP output COMP is the error amplifier output and PWM comparator input; the low-output-impedance error amplifier can both source and sink current, and forcing COMP to GND gives zero duty cycle.
2 FB input FB is the inverting input of the error amplifier, and the FB lead should be kept as short as possible with minimal stray capacitance for best stability.
3 CS input CS is the input to the PWM comparator and the over-current comparator, with 100 ns digital leading-edge blanking after OUT rises, and exceeding the over-current threshold (1.55 V typical, 1.42 V to 1.68 V) triggers a soft-start cycle.
4 RC input RC is the oscillator timing pin, where a resistor from REF sets the charging current and a timing capacitor to GND sets the frequency; timing resistors should be 10 kΩ to 200 kΩ, timing capacitors 100 pF to 1000 pF, and resistors below 10 kΩ must not be used.
5 GND power_in GND is the reference and power ground for all functions on the device, and signal return paths should be separated from the high-current gate-driver path.
6 OUT output OUT is the high-current power driver output for MOSFET gates, capable of driving peak currents above ±750 mA (absolute maximum OUT current ±1 A), and is held actively low while VCC is below its threshold.
7 VCC power_in VCC is the device supply input, normally fed through a current-limiting resistor, with a recommended supply of 11 V from a low-impedance source, an absolute maximum of 12 V and 30 mA, and an internal zener clamp of about 13.5 V typical.
8 REF output REF is the voltage reference for the error amplifier and other internal circuits, must be bypassed to GND with at least a 0.1 µF ceramic capacitor placed close to the pin, and is pulled low through 5 kΩ when VCC is above 1 V and below the UVLO threshold.

Key specifications

Parameter Value
Manufacturer Texas Instruments
Package TSSOP-8
Category Power Management (PMIC)
Pins 8

CAD (KiCad official)

  • Symbol: UCC3804PWTR
  • Footprint: Package_SO:TSSOP-8_3x3mm_P0.65mm
  • 3D model: TSSOP-8 (KiCad packages3D, STEP)
  • 3D model files: ucc3804pwtr-etched.step / ucc3804pwtr-etched.glb carry the MPN laser-etched on the die in a toggleable Adom.LaserEtch group (Fusion-ready); ucc3804pwtr.step / ucc3804pwtr.glb are the bare package body.

Provenance

Data extracted from the manufacturer datasheet, not a distributor listing:

  • Datasheet: Texas Instruments datasheet (59 pp, sha256 3f7e3ad23bdb4f2f, retrieved 2026-10-12, tier: lcsc)
  • Datasheet language: Chinese. Pin names, descriptions, and specs on this page were extracted and translated to English by ds2sf; the linked PDF is the manufacturer original.
  • Extractor: parts-factory 2.0.0 / extract_pins 0.3, primary claude-haiku-5-5 (text), consensus claude-sonnet-5-5 (agreed), guards: pin_guards 0.1: passed. Pins are checked against the footprint pad set and their cited datasheet pages before publish.
  • CAD: KiCad official libraries (CC-BY-SA 4.0).

Datasheet PDF