main
Download ZIP Propose a change
Generated by kicad-footprint-generator · KiCad file format 20260206
Name Last commit message Last updated
docs Publish 0.1.0 · Ray 28d ago
viewers ucc3580dtr-4: viewers · Ray 28d ago
package.json Publish 0.1.0 · Ray 28d ago
page.json Set visibility: public · Ray 28d ago
README.md Publish 0.1.0 · Ray 28d ago
ucc3580dtr-4-etched.glb ucc3580dtr-4: factory component page (tier=lcsc) · Ray 28d ago
ucc3580dtr-4-etched.step ucc3580dtr-4: factory component page (tier=lcsc) · Ray 28d ago
ucc3580dtr-4-hero.glb ucc3580dtr-4: hero GLB from the etched model (keeps the MPN mark) · Ray 28d ago
ucc3580dtr-4-hero.overlay.json Publish 0.1.0 · Ray 28d ago
ucc3580dtr-4.glb Publish 0.1.0 · Ray 28d ago
ucc3580dtr-4.kicad_mod Publish 0.1.0 · Ray 28d ago
ucc3580dtr-4.kicad_sym Publish 0.1.0 · Ray 28d ago
ucc3580dtr-4.lbr Publish 0.1.0 · Ray 28d ago
ucc3580dtr-4.step Publish 0.1.0 · Ray 28d ago

UCC3580DTR-4

Texas Instruments · AC-DC Controllers And Regulators · SOIC-16

UCC3580DTR-4 from Texas Instruments, in a SOIC-16. Pinout and pin descriptions extracted from the manufacturer datasheet (extract_pins, cross-checked by a second model); symbol, footprint, and 3D from KiCad-official CAD.

Pinout

Pin Name Type Function
1 DELAY passive A resistor from DELAY to GND programs the nonoverlap delay between OUT1 and OUT2 (Delay1 and Delay2); absolute maximum 5.3V.
2 LINE input Hysteretic comparator input with 5.0V on and 4.5V off thresholds that senses input line voltage and turns off OUT1 when the line is low.
3 VDD power_in Chip power supply pin, bypassed to PGND, with an internal 15V shunt clamp (sinks up to 10mA) and a 16V absolute maximum; the -4 version starts at 15V and runs down to 8.5V.
4 OUT1 output Gate drive output for the main switch, capable of sourcing up to 0.5A and sinking 1A.
5 PGND power_in Ground connection for the gate drivers, connected to GND at a single point so no high-frequency output switching currents flow in the ground plane.
6 OUT2 output Gate drive output for the auxiliary switch with 0.3A drive current capability; inverted in the -4 version to drive NMOS FETs.
7 CLK output Oscillator clock output from a low-impedance CMOS driver, high during guaranteed off time, and can synchronize up to five other UCC3580 PWMs.
8 GND power_in Signal ground.
9 RAMP input Feedforward ramp input, programmed by a resistor R4 to the input voltage and a capacitor CR to GND, discharged when CLK is high, and compared by the flux comparator to 3.3V to set the volt-second clamp.
10 OSC2 passive Oscillator programming pin where a resistor to the timing capacitor controls the guaranteed off time.
11 OSC1 passive Oscillator programming pin where a resistor to the timing capacitor sets the maximum on time.
12 EAOUT output Error amplifier output and input to the PWM comparator, where loop compensation components connect from EAOUT to EAIN.
13 EAIN input Inverting input to the error amplifier, whose noninverting input is internally set to 2.5V, used for feedback and loop compensation.
14 REF power_out Precision 5.0V reference output that can supply up to 5mA to external circuits, bypassed to GND with a 1uF capacitor.
15 SS passive Soft-start pin where a capacitor to ground programs the soft start time, charged by an internal current of 20uA.
16 SHTDWN input Comparator input to stop the chip with a 0.5V threshold; when asserted OUT1 goes low and OUT2 continues to oscillate with guaranteed off time.

Key specifications

Parameter Value
Manufacturer Texas Instruments
Package SOIC-16
Category Power Management (PMIC)
Pins 16

CAD (KiCad official)

  • Symbol: UCC3580DTR-4
  • Footprint: Package_SO:SOIC-16_3.9x9.9mm_P1.27mm
  • 3D model: SOIC-16 (KiCad packages3D, STEP)
  • 3D model files: ucc3580dtr-4-etched.step / ucc3580dtr-4-etched.glb carry the MPN laser-etched on the die in a toggleable Adom.LaserEtch group (Fusion-ready); ucc3580dtr-4.step / ucc3580dtr-4.glb are the bare package body.

Provenance

Data extracted from the manufacturer datasheet, not a distributor listing:

  • Datasheet: Texas Instruments datasheet (16 pp, sha256 22578373a5379f7a, retrieved 2026-10-11, tier: lcsc)
  • Extractor: parts-factory 2.0.0 / extract_pins 0.3, primary claude-sonnet-5-5 (text+vision), consensus claude-opus-5-5 (agreed), guards: pin_guards 0.1: passed. Pins are checked against the footprint pad set and their cited datasheet pages before publish.
  • CAD: KiCad official libraries (CC-BY-SA 4.0).

Datasheet PDF