component
UCC28C59DR
Public Made by Adomby adom
Texas Instruments DC-DC Converters, SOIC-8. Pinout cross-checked by two models against the datasheet, KiCad symbol/footprint/3D.
Generated by kicad-footprint-generator · KiCad file format 20260206
| Name | Last updated |
|---|---|
| docs | 3d ago |
| viewers | 3d ago |
| package.json | 7h ago |
| page.json | 7h ago |
| README.md | 3d ago |
| ucc28c59dr-etched.glb | 3d ago |
| ucc28c59dr-etched.step | 3d ago |
| ucc28c59dr-hero.glb | 3d ago |
| ucc28c59dr-hero.overlay.json | 3d ago |
| ucc28c59dr.glb | 3d ago |
| ucc28c59dr.kicad_mod | 3d ago |
| ucc28c59dr.kicad_sym | 3d ago |
| ucc28c59dr.lbr | 3d ago |
| ucc28c59dr.step | 3d ago |
UCC28C59DR
Texas Instruments · DC-DC Converters · SOIC-8
UCC28C59DR from Texas Instruments, in a SOIC-8. Pinout and pin descriptions extracted from the manufacturer datasheet (extract_pins, cross-checked by a second model); symbol, footprint, and 3D from KiCad-official CAD.
Pinout
| Pin | Name | Type | Function |
|---|---|---|---|
| 1 | COMP | output | Error amplifier output for compensation with internal current limiting; user can externally force to GND to command zero duty cycle. |
| 2 | FB | input | Inverting input to error amplifier for power converter voltage-feedback loop control; noninverting input internally trimmed to 2.5 V ± 1%. |
| 3 | CS | input | Primary-side current sense input to PWM comparator noninverting input; accepts current sensing resistor connection or voltage ramp for current mode or slope compensation. |
| 4 | RT/CT | bidirectional | Fixed frequency oscillator set point; connect timing resistor to VREF and timing capacitor to GND to set switching frequency; UCC28C59 fSW = fOSC/2 limits maximum duty cycle to < 50%. |
| 5 | GND | power_in | Ground return pin for output driver stage and logic level controller section. |
| 6 | OUT | output | On-chip drive stage output for direct MOSFET driving with ±1 A peak sourcing and sinking current; UCC28C59 fSW = fOSC/2 limits maximum duty cycle to < 50%; actively held low when VDD below turn-on threshold. |
| 7 | VDD | power_in | Analog controller bias input with 30 V absolute maximum rating and 75 µA maximum startup current; requires 0.1 µF bypass capacitor and decoupling capacitance at least 10× MOSFET gate and VREF capacitance. |
| 8 | VREF | power_out | 5-V reference voltage output with ±1% accuracy providing charging current to oscillator timing capacitor; requires minimum 0.1 µF ceramic bypass capacitor to GND; no external voltage exceeding specified VREF allowed. |
Key specifications
| Parameter | Value |
|---|---|
| Manufacturer | Texas Instruments |
| Package | SOIC-8 |
| Category | Power Management (PMIC) |
| Pins | 8 |
CAD (KiCad official)
- Symbol:
UCC28C59DR - Footprint:
Package_SO:SOIC-8_3.9x4.9mm_P1.27mm - 3D model: SOIC-8 (KiCad packages3D, STEP)
- 3D model files:
ucc28c59dr-etched.step/ucc28c59dr-etched.glbcarry the MPN laser-etched on the die in a toggleableAdom.LaserEtchgroup (Fusion-ready);ucc28c59dr.step/ucc28c59dr.glbare the bare package body.
Provenance
Data extracted from the manufacturer datasheet, not a distributor listing:
- Datasheet: Texas Instruments datasheet (58 pp, sha256
d9b2cab289f0aa82, retrieved 2026-10-03, tier: manufacturer) - Extractor: parts-factory
2.0.0/extract_pins 0.3, primaryclaude-haiku-4-5-20251001(text), consensusclaude-sonnet-5-5(agreed), guards: pin_guards 0.1: passed. Pins are checked against the footprint pad set and their cited datasheet pages before publish. - CAD: KiCad official libraries (CC-BY-SA 4.0).