Loads on click. Unloads only if this page sits in the background.

Symbol & Footprint

Schematic Symbol

Open full view ↗
Loads on click. Unloads only if this page sits in the background.

PCB Footprint

Open full view ↗
Loads on click. Unloads only if this page sits in the background.
Loads on click. Unloads only if this page sits in the background.
Download PDF
Contents

README

markdown

UCC2895DWTR

Texas Instruments · AC-DC Controllers & Regulators · SOIC-20-300mil

UCC2895DWTR from Texas Instruments, in a SOIC-20-300mil. Pinout and pin descriptions extracted from the manufacturer datasheet by ds2sf; symbol, footprint, and 3D from KiCad-official CAD.

Pinout

Pin Name Type Function
1 EAN input Inverting input to the error amplifier; keep below 3.6 V for proper operation.
2 EAOUT bidirectional Error amplifier output; internally connected to the non-inverting input of the PWM comparator and no-load comparator, internally clamped to soft-start voltage.
3 RAMP input Inverting input of the PWM comparator; receives either the CT waveform in voltage and average current-mode control, or current signal plus slope compensation in peak current-mode control.
4 REF power_out 5-V ±1.2% precision voltage reference supplying up to 5 mA to external loads; bypass with 0.1 μF low ESR low ESL capacitor to ground, do not use more than 4.7 μF total capacitance.
5 GND power_in Chip ground for all circuits except the output stages.
6 SYNC bidirectional Oscillator synchronization pin; bidirectional, can be used as output clock or input to override internal oscillator for synchronization of multiple power supplies.
7 CT input Oscillator timing capacitor for programming the switching frequency; the UCC2895 oscillator charges CT via programmed current, range 100 to 880 pF.
8 RT input Oscillator timing resistor for programming the switching frequency; current programmed by RT, range 40 kΩ to 120 kΩ.
9 DELAB input Delay-programming between complementary-outputs pin; programs the dead time between switching of output A and output B.
10 DELCD input Delay-programming between complementary-outputs pin; programs the dead time between switching of output C and output D.
11 ADS input Adaptive-delay-set pin; sets the ratio between maximum and minimum programmed output delay dead time, must be limited to 0 V to 2.5 V and less than or equal to CS.
12 CS input Current sense input for cycle-by-cycle current limiting and over-current comparator; connects to inverting input of current-sense comparator and non-inverting input of overcurrent comparator.
13 OUTD output Complementary MOS driver output, 100 mA rated; one of four outputs optimized to drive FET driver circuits or gate drive transformers.
14 OUTC output Complementary MOS driver output, 100 mA rated; phase shifted with respect to OUTA, drives second half-bridge circuit.
15 VDD power_in Power supply input pin; must be bypassed with minimum 1 μF low ESR low ESL capacitor to ground, addition of 10 μF low ESR low ESL between VDD and PGND recommended, operating range 10 to 16.5 V.
16 PGND power_in Output stage ground connection for high-current output stages; must be electrically tied to GND, board traces must be low impedance.
17 OUTB output Complementary MOS driver output, 100 mA rated; fully complementary with OUTA at nominal 50% duty cycle, intended to drive one half-bridge circuit.
18 OUTA output Complementary MOS driver output, 100 mA rated; one of four outputs optimized to drive FET driver circuits or gate drive transformers.
19 SS/DISB input Soft-start and disable pin combining two independent functions; controls soft-start time and chip enable/disable, sources/sinks current set by IRT.
20 EAP input Non-inverting input to the error amplifier; keep below 3.6 V for proper operation.

Key specifications

Parameter Value
Manufacturer Texas Instruments
Package SOIC-20-300mil
Category Power Supply Chip
Pins 20

CAD (KiCad official)

  • Symbol: UCC2895DWTR
  • Footprint: Package_SO:SOIC-20W_7.5x12.8mm_P1.27mm
  • 3D model: SOIC-20-300mil (KiCad packages3D, STEP)
  • 3D model files: ucc2895dwtr-etched.step / ucc2895dwtr-etched.glb carry the MPN laser-etched on the die in a toggleable Adom.LaserEtch group (Fusion-ready); ucc2895dwtr.step / ucc2895dwtr.glb are the bare package body.

Provenance

Data extracted from the manufacturer datasheet, not a distributor listing:

  • Datasheet: Texas Instruments datasheet (61 pp, sha256 839591a78c6304d9, retrieved 2026-09-22, tier: lcsc)
  • Datasheet language: Chinese. Pin names, descriptions, and specs on this page were extracted and translated to English by ds2sf; the linked PDF is the manufacturer original.
  • Extractor: parts-factory 2.0.0 / extract_pins 0.2, primary claude-haiku-4-5-20251001 (text), consensus claude-sonnet-4-6 (agreed), guards: pin_guards 0.1: passed. Pins are checked against the footprint pad set and their cited datasheet pages before publish.
  • CAD: KiCad official libraries (CC-BY-SA 4.0).

Datasheet PDF