Loads on click. Unloads only if this page sits in the background.

Symbol & Footprint

Schematic Symbol

Open full view ↗
Loads on click. Unloads only if this page sits in the background.

PCB Footprint

Open full view ↗
Loads on click. Unloads only if this page sits in the background.
Loads on click. Unloads only if this page sits in the background.
Download PDF
Contents

README

markdown

UCC28740QDRQ1

Texas Instruments · AC-DC Controllers And Regulators · SOIC-7

UCC28740QDRQ1 from Texas Instruments, in a SOIC-7. Pinout and pin descriptions extracted from the manufacturer datasheet (extract_pins, cross-checked by a second model); symbol, footprint, and 3D from KiCad-official CAD.

Pinout

Pin Name Type Function
1 VDD power_in Bias-supply input to controller with operating range 9 V to 35 V, UVLO turn-on threshold 21 V, turn-off threshold 7.75 V, and requirement for 0.047 µF bypass capacitor to GND.
2 VS power_in Voltage-sense input connected to auxiliary-winding voltage divider for demagnetization timing feedback, constant-current control, and overvoltage detection with voltage range from −0.75 V to 7 V.
3 FB input Feedback input receiving current signal from optocoupler output transistor with internal 2.5× current divider applied to generate control-law voltage, maximum current ±1.2 mA, and maximum voltage 7 V.
4 GND power_in Ground reference pin for controller analog circuitry and low-side return for gate-drive output requiring close placement to VDD bypass capacitor with short traces to minimize noise.
5 CS input Current-sense input connected to ground-referenced current-sense resistor for peak primary-current monitoring with voltage range −0.5 V to 5 V and thresholds 194 mV minimum to 773 mV maximum.
6 DRV output Gate-drive output for external high-voltage MOSFET with output voltage limited to 14 V, source current 25 mA, continuous sink current 50 mA, and internal leading-edge blanking of 230 ns.
8 HV input High-voltage startup pin rated to 700 V for charging VDD capacitor with startup current of 250 µA typical and run-state leakage current of 0.5 µA maximum.

Key specifications

Parameter Value
Manufacturer Texas Instruments
Package SOIC-7
Category Power Management (PMIC)
Pins 7

CAD (KiCad official)

  • Symbol: UCC28740QDRQ1
  • Footprint: Package_SO:SOIC-8-N7_3.9x4.9mm_P1.27mm
  • 3D model: SOIC-7 (KiCad packages3D, STEP)
  • 3D model files: ucc28740qdrq1-etched.step / ucc28740qdrq1-etched.glb carry the MPN laser-etched on the die in a toggleable Adom.LaserEtch group (Fusion-ready); ucc28740qdrq1.step / ucc28740qdrq1.glb are the bare package body.

Provenance

Data extracted from the manufacturer datasheet, not a distributor listing:

  • Datasheet: Texas Instruments datasheet (41 pp, sha256 325f33333919d922, retrieved 2026-09-26, tier: lcsc)
  • Datasheet language: Chinese. Pin names, descriptions, and specs on this page were extracted and translated to English by ds2sf; the linked PDF is the manufacturer original.
  • Extractor: parts-factory 2.0.0 / extract_pins 0.2, primary claude-haiku-4-5-20251001 (text), consensus claude-sonnet-4-6 (agreed), guards: pin_guards 0.1: passed. Pins are checked against the footprint pad set and their cited datasheet pages before publish.
  • CAD: KiCad official libraries (CC-BY-SA 4.0).

Datasheet PDF