component

UCC28250PWR

Public Made by Adom

by adom

Texas Instruments AC-DC Controllers And Regulators, TSSOP-20. Pinout cross-checked by two models against the datasheet, KiCad symbol/footprint/3D.

componentpower management (pmic)ucc28250pwrfactory-2.0.0extractor-text

Verified UCC28250PWR

by Ray · last 5 Nov 2026 · 1 record · files match
SymbolFootprint3D modelPins

Verification log 1 record

5 Nov 2026RayPublished by the parts factory: tier mfr, 20 pinsfiles match
SymbolFootprint3D modelPinsfor all variants
  • ✓component-page-verify: PASS
  • ✓cad_props: Datasheet, MPN and distributor properties match page.json
  • ✓component: UCC28250PWR · TSSOP-20 · 20 pins
  • ✓copper: 20 copper pads, none touching another net
  • ✓datasheet: all 20 pin names found in the 60-page datasheet
  • ✓distributor: lcsc C2658662, digikey 296-UCC28250PWRTR-ND, mouser 595-UCC28250PWR
  • ✓family: TSSOP-20_4.4x6.5mm_P0.65mm
  • ✓files: 7 declared files present
  • ✓hero: docs/hero.png 4000x2500
  • ✓lbr: OK: /tmp/cpv-62b2qzye/x.lbr is a valid EAGLE .lbr with complete deviceset
  • ✓license: CC-BY-SA-4.0
  • ✓models_3d: 2 records
  • •package_fit (skip): no component.package_dims on the page: the model is unchecked against the datasheet drawing
  • ✓pads: 20 pins = 20 pads
  • ✓pose: 2 STEP(s) Z-up, seated, centred
  • ✓symbol: 20 pins agree
  • ✓symbol_text: no pin names collide
  • ✓visibility: public, source open
Evidencedatasheet
Verified files✓ ucc28250pwr.kicad_sym✓ ucc28250pwr.kicad_mod✓ ucc28250pwr.step
Spot something wrong? Report it as an issue Propose a fix Records are signed by members of adom.
Overview Files Discover Packages Releases Dependencies Issues Breadcrumbs Pull Requests Activity
main
Download ZIP Propose a change
Generated by kicad-footprint-generator · KiCad file format 20260206
Name Last commit message Last updated
docs Publish 0.1.0 · Ray 5h ago
viewers ucc28250pwr: viewers · Ray 5h ago
package.json Publish 0.1.0 · Ray 5h ago
page.json Set visibility: public · Ray 5h ago
README.md Publish 0.1.0 · Ray 5h ago
ucc28250pwr-etched.glb Publish 0.1.0 · Ray 5h ago
ucc28250pwr-etched.step ucc28250pwr: factory component page (tier=mfr) · Ray 5h ago
ucc28250pwr-hero.glb ucc28250pwr: hero GLB from the etched model (keeps the MPN mark) · Ray 5h ago
ucc28250pwr-hero.overlay.json Publish 0.1.0 · Ray 5h ago
ucc28250pwr.glb Publish 0.1.0 · Ray 5h ago
ucc28250pwr.kicad_mod Publish 0.1.0 · Ray 5h ago
ucc28250pwr.kicad_sym Publish 0.1.0 · Ray 5h ago
ucc28250pwr.lbr Publish 0.1.0 · Ray 5h ago
ucc28250pwr.step Publish 0.1.0 · Ray 5h ago
verification.json Verified: Published by the parts factory: tier mfr, 20 pins · Ray 5h ago

UCC28250PWR

Texas Instruments · AC-DC Controllers And Regulators · TSSOP-20

UCC28250PWR from Texas Instruments, in a TSSOP-20. Pinout and pin descriptions extracted from the manufacturer datasheet (extract_pins, cross-checked by a second model); symbol, footprint, and 3D from KiCad-official CAD.

Pinout

Pin Name Type Function
1 VSENSE input Output voltage sensing for prebias control, with an input voltage range of 0 to 3.3 V.
2 RT input Oscillator frequency set or synchronous clock input, with a recommended RT resistor range of 12.5 kΩ to 200 kΩ.
3 RAMP/CS input PWM ramp input (for voltage mode control) or current sense input (for current mode control), with a recommended voltage range of 0 to 2.7 V.
4 ILIM input Current sense for cycle-by-cycle overcurrent protection; the current sense comparator terminates the output pulse when this pin exceeds 0.5 V.
5 EN input Device enable and disable, with an absolute maximum input voltage of 5.5 V.
6 OVP/OTP input Overvoltage and overtemperature protection pin, with an absolute maximum input voltage of 3.6 V.
7 VREF power_in 3.3-V reference output, with a VREF bypass capacitor of 0.5 µF to 2 µF.
8 REF/EA+ input Error amplifier noninverting input, with a common-mode range of 0 to 3 V.
9 FB/EA- input Error amplifier inverting input, with a common-mode range of 0 to 3 V.
10 COMP output Error amplifier output, with a high-level voltage of 2.8 V to 3 V and a low-level voltage of 0.3 V to 0.4 V.
11 GND power_in Ground; all voltages are referenced to this pin unless otherwise noted.
12 VDD power_in Bias supply input, with a recommended supply voltage of 4.7 V to 17 V and an absolute maximum of 20 V.
13 SRB output 0.2-A sink/source synchronous rectifier output.
14 SRA output 0.2-A sink/source synchronous rectifier output.
15 OUTB output 0.2-A sink/source primary switching output.
16 OUTA output 0.2-A sink/source primary switching output.
17 HICC input Cycle-by-cycle current limit time delay and hiccup time setting, with an absolute maximum input voltage of 3.6 V.
18 PS input Primary off to synchronous rectifier on dead-time set, with a resistor range of 5 kΩ to 250 kΩ.
19 SP input Synchronous rectifier off to primary on dead-time set, with a resistor range of 5 kΩ to 250 kΩ.
20 SS bidirectional Soft-start programming; the SS voltage is clamped at around 4 V after soft start, with an absolute maximum input voltage of 5.5 V.

Key specifications

Parameter Value
Manufacturer Texas Instruments
Package TSSOP-20
Category Power Management (PMIC)
Pins 20

Electrical characteristics

Limits as printed in the datasheet (page.json metadata.characteristics carries them as data).

Parameter Symbol Min Typ Max Unit Conditions Page
Start-up current IDD(off) 150 275 µA VDD = 3.6 V 5
Operating supply current IDD 2 2.7 3.4 mA 100-pF capacitor on OUTA, OUTB, SRA and SRB 5
Standby current IDD(dis) 250 425 600 µA EN = 0 V 5
Start threshold VUVLOR 4 4.3 4.6 V 5
Minimum operating voltage after start VUVLOF 3.8 4.1 4.4 V 5
UVLO hysteresis 0.15 0.2 0.25 V 5
Soft-start charge current ISS 25 27 29 µA VSS = 0 V 5
Soft-start clamp voltage VSS(max) 3.3 3.6 4 V 5
High-level COMP voltage 2.8 3 V 5
Low-level COMP voltage 0.3 0.4 V 5
Input offset -12 12 mV 5
Open loop gain 70 100 dB 5
COMP sink current ICOMP(snk) 3 6.5 9 mA 5
COMP source current ICOMP(src) 2 4.5 8 mA 5
Nominal switching frequency at OUTA or OUTB set by RT resistor FSW(nom) 185 200 215 kHz RT/SYNC = 75 kΩ, RSP = 20 kΩ 5
Minimum switching frequency set by external sync frequency FSW(min_sync) 85 kHz fRT/SYNC = 100 kHz 5
Maximum switching frequency set by external sync frequency FSW(max_sync) 1.15 MHz fRT/SYNC = 2.5 MHz 5
Output voltage VVREF 3.22 3.3 3.38 V VDD = from 7 V to 17 V, IVREF = 2 mA 5
Short circuit current 12 25 40 mA VREF = 3 V, TJ = 25°C 5
ILIM cycle-by-cycle threshold VILIM 0.495 0.502 0.509 V 6
Propagation delay from ILIM to OUTA and OUTB outputs TPDILIM 15 25 36 ns Exclude leading edge blanking 6
Leading edge blanking TBLANK 40 60 90 ns leading edge blanking 6
Current limit shutdown delay timing program current 55 75 95 µA Measured at HICC pin 6
Hiccup timing program current 2 2.7 3.5 µA Measured at HICC pin 6
Current limit shutdown delay timer threshold at HICC VHICC_SD 0.55 0.6 0.65 V 6
HICC pullup threshold VHICC_PU 2.3 2.4 2.5 V 6
Hiccup restart threshold VHICC_RST 0.25 0.3 0.35 V 6
RAMP/CS clamp voltage VCS(max) 3.5 4 4.5 V 10-V ramp charging voltage source with 40-kΩ current limiting resistor 6
OVP internal reference VOVP 0.66 0.7 0.74 V 6
OVP internal current IOVP 8.5 11 13.5 µA 6
Primary output source resistance RSRC 12 20 35 Ω IOUT = 20 mA 6
Primary output sink resistance RSNK 4 12 30 Ω IOUT = 20 mA 6
Synchronous rectifier output source resistance RSRC 12 20 35 Ω IOUT = 20 mA, VDD = 12 V 6
Synchronous rectifier output source resistance RSRC 15 25 45 Ω IOUT = 20 mA, VDD = 5 V 6
Synchronous rectifier output sink resistance RSNK 4 12 30 Ω IOUT = 20 mA, VDD = 12 V 6
Primary off to secondary on dead time TDPS -5 0 7.5 ns PS = VREF 6
Primary off to secondary on dead time TDPS 27 40 50 ns PS = 27 kΩ 6
Primary off to secondary on dead time TDPS 37 40 43 ns PS = 27 kΩ, 25°C 6
Secondary off to primary on dead time TDSP -5 0 7.5 ns SP = VREF 6
Secondary off to primary on dead time TDSP 30 40 50 ns SP = 20 kΩ 6
Secondary off to primary on dead time TDSP 37 40 43 ns SP = 20 kΩ, 25°C 6
Supply voltage absolute maximum (VDD input) VDD -0.3 20 V 4
Input voltages on SS and EN -0.3 5.5 V 4
Input voltages on RT, PS, SP, ILIM, OVP, HICC, VSENSE, EA+ and EA- -0.3 3.6 V 4
Input voltage on RAMP/CS -0.3 4.3 V 4
Output voltage on VREF -0.3 3.6 V 4
Lead temperature 300 °C soldering 10 sec, PW package 4
Storage temperature Tstg -65 150 °C 4
Supply voltage VDD 4.7 12 17 V 4
VREF bypass capacitor 0.5 2 µF 4
Error amplifier input common-mode 0 3 V REF/EA+, FB/EA- 4
VSENSE input voltage VSENSE 0 3.3 3.3 V 4
RT resistor RT 12.5 200 kΩ 4
PS, SP resistor 5 250 kΩ 4
RAMP/CS voltage 0 2.7 V 4
Operating junction temperature TJ -40 150 °C 4
Junction-to-ambient thermal resistance RθJA 60.3 °C/W PW (TSSOP) with hot spot 4
Junction-to-ambient thermal resistance RθJA 39.3 °C/W PW (TSSOP) without hot spot 4
Junction-to-case (bottom) thermal resistance RθJC(bot) 0.8 °C/W 4

CAD (KiCad official)

  • Symbol: UCC28250PWR
  • Footprint: Package_SO:TSSOP-20_4.4x6.5mm_P0.65mm
  • 3D model: TSSOP-20 (KiCad packages3D, STEP)
  • 3D model files: ucc28250pwr-etched.step / ucc28250pwr-etched.glb carry the MPN laser-etched on the die in a toggleable Adom.LaserEtch group (Fusion-ready); ucc28250pwr.step / ucc28250pwr.glb are the bare package body.

Provenance

Data extracted from the manufacturer datasheet, not a distributor listing:

  • Datasheet: Texas Instruments datasheet (60 pp, sha256 2b74bbce5dcc73f1, retrieved 2026-11-05, tier: manufacturer)
  • Extractor: parts-factory 2.0.0 / extract_pins 0.3, primary claude-haiku-5-5 (text), consensus claude-sonnet-5-5 (agreed), guards: pin_guards 0.1: passed. Pins are checked against the footprint pad set and their cited datasheet pages before publish.
  • CAD: KiCad official libraries (CC-BY-SA 4.0).

Datasheet PDF