main
Download ZIP Propose a change
Generated by kicad-footprint-generator · KiCad file format 20260206
Name Last commit message Last updated
docs Publish 0.1.0 · Ray 29d ago
viewers ucc2818dw: viewers · Ray 29d ago
package.json Publish 0.1.0 · Ray 29d ago
page.json Set visibility: public · Ray 29d ago
README.md Publish 0.1.0 · Ray 29d ago
ucc2818dw-etched.glb ucc2818dw: factory component page (tier=lcsc) · Ray 29d ago
ucc2818dw-etched.step ucc2818dw: factory component page (tier=lcsc) · Ray 29d ago
ucc2818dw-hero.glb ucc2818dw: hero GLB from the etched model (keeps the MPN mark) · Ray 29d ago
ucc2818dw-hero.overlay.json Publish 0.1.0 · Ray 29d ago
ucc2818dw.glb Publish 0.1.0 · Ray 29d ago
ucc2818dw.kicad_mod Publish 0.1.0 · Ray 29d ago
ucc2818dw.kicad_sym Publish 0.1.0 · Ray 29d ago
ucc2818dw.lbr Publish 0.1.0 · Ray 29d ago
ucc2818dw.step Publish 0.1.0 · Ray 29d ago

UCC2818DW

Texas Instruments · AC-DC Controllers And Regulators · SOIC-16-300mil

UCC2818DW from Texas Instruments, in a SOIC-16-300mil. Pinout and pin descriptions extracted from the manufacturer datasheet (extract_pins, cross-checked by a second model); symbol, footprint, and 3D from KiCad-official CAD.

Pinout

Pin Name Type Function
1 GND power_in Ground reference for all voltages; VCC and VREF should be bypassed directly to GND with a 0.1-µF or larger ceramic capacitor.
2 PKLMT input PFC peak current limit threshold is 0 V, reached when PKLMT falls below 0 V, with an absolute maximum input voltage of 5 V and maximum input current of 10 mA.
3 CAOUT output Output of a wide-bandwidth current amplifier that commands the PFC PWM duty cycle, with compensation components placed between CAOUT and MOUT.
4 CAI input Noninverting input of the current amplifier, connected through a resistor to the GND side of the current sense resistor, remaining functional down to and below GND, with an absolute maximum input voltage of 8 V.
5 MOUT bidirectional Multiplier output and current amplifier inverting input, with the multiplier output current limited to 2 × IIAC and an absolute maximum input voltage of 8 V and minimum voltage of −0.5 V.
6 IAC input Input current proportional to instantaneous line voltage for the analog multiplier, with a recommended maximum IIAC of 500 µA and an absolute maximum input current of 10 mA.
7 VAOUT output Voltage amplifier output that regulates output voltage, internally limited to approximately 5.5 V to prevent overshoot.
8 VFF input Feed-forward voltage, the RMS signal produced by mirroring one-half of IIAC into a single-pole external filter, which should be 1.4 V at low line.
9 VREF power_out Output of an accurate 7.5-V reference capable of delivering 20 mA to peripheral circuitry, internally short-circuit current-limited, and held at 0 V when VCC is below the UVLO threshold; bypass with 0.1 µF or larger.
10 OVP/EN input Window comparator input that disables the output driver on output overvoltage, and disables the driver and resets SS when pulled below 1.9 V (typical), with an absolute maximum input voltage of 10 V.
11 VSENSE input Voltage amplifier inverting input, normally connected to a compensation network and to the boost output through a divider, with an absolute maximum input voltage of 10 V and recommended sense voltage of 7.5 V to 10 V.
12 RT input Oscillator charging current programming pin, where a resistor between 10 kΩ and 100 kΩ to GND is recommended, with a nominal voltage of 3 V on this pin.
13 SS input Soft-start pin charged by a current source to slowly increase the PWM duty cycle during start-up, discharged when VCC is low, with an absolute maximum input voltage of 8 V.
14 CT input Oscillator timing capacitor connected to GND, setting the PWM oscillator frequency as f ≈ 0.6/(RT × CT), with its lead to GND kept as short and direct as possible.
15 VCC power_in Positive supply, to be connected to a stable source of at least 20 mA between 10 V and 17 V for normal operation, with an absolute maximum supply voltage of 18 V and bypassed directly to GND.
16 DRVOUT output Totem-pole gate drive output for the boost switch, which should use a series gate resistor to limit overshoot, with absolute maximum gate drive current of 1.2 A and 0.2 A continuous.

Key specifications

Parameter Value
Manufacturer Texas Instruments
Package SOIC-16-300mil
Category Power Management (PMIC)
Pins 16

CAD (KiCad official)

  • Symbol: UCC2818DW
  • Footprint: Package_SO:SOIC-16_3.9x9.9mm_P1.27mm
  • 3D model: SOIC-16-300mil (KiCad packages3D, STEP)
  • 3D model files: ucc2818dw-etched.step / ucc2818dw-etched.glb carry the MPN laser-etched on the die in a toggleable Adom.LaserEtch group (Fusion-ready); ucc2818dw.step / ucc2818dw.glb are the bare package body.

Provenance

Data extracted from the manufacturer datasheet, not a distributor listing:

  • Datasheet: Texas Instruments datasheet (46 pp, sha256 ca94b4ec262a1f44, retrieved 2026-10-10, tier: lcsc)
  • Extractor: parts-factory 2.0.0 / extract_pins 0.3, primary claude-haiku-5-5 (text), consensus claude-sonnet-5-5 (agreed), guards: pin_guards 0.1: passed. Pins are checked against the footprint pad set and their cited datasheet pages before publish.
  • CAD: KiCad official libraries (CC-BY-SA 4.0).

Datasheet PDF