component
UCC28180DR
Public Made by Adomby adom
Texas Instruments AC-DC Controllers and Regulators, SOIC-8. Pinout extracted from the datasheet, KiCad symbol/footprint/3D.
main
Ray
Brief states the pinout check that actually ran (was an unconditional "Datasheet-verified pinout")
da6a978
10d ago
123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167168169170171172
{
"schema_version": 1,
"type": "component",
"slug": "ucc28180dr",
"title": "UCC28180DR",
"brief": "Texas Instruments AC-DC Controllers and Regulators, SOIC-8. Pinout extracted from the datasheet, KiCad symbol/footprint/3D.",
"version": "0.1.0",
"license": "CC-BY-SA-4.0",
"tags": [
"component",
"pmic",
"ucc28180dr"
],
"component": {
"mpn": "UCC28180DR",
"manufacturer": "Texas Instruments",
"package": "SOIC-8",
"pin_count": 8,
"category": "PMIC",
"subcategory": "AC-DC Controllers and Regulators",
"datasheet": "https://www.ti.com/lit/ds/symlink/ucc28180.pdf",
"parts": {
"symbol": "ucc28180dr.kicad_sym",
"footprint": "ucc28180dr.kicad_mod",
"model_3d": "ucc28180dr-etched.glb",
"model_3d_plain": "ucc28180dr.glb",
"model_3d_step": "ucc28180dr-etched.step",
"model_3d_step_plain": "ucc28180dr.step",
"lbr": "ucc28180dr.lbr"
},
"distributor_links": {
"lcsc": "C88567"
},
"pins": [
{
"number": "1",
"name": "GND",
"type": "power_in",
"description": "Device ground reference. All voltages in the datasheet are referenced to this pin."
},
{
"number": "2",
"name": "ICOMP",
"type": "output",
"description": "Current loop compensation: transconductance current amplifier output. A capacitor connected to GND provides compensation and averaging of the current sense signal in the current control loop. The controller is disabled if the voltage on ICOMP is less than 0.2 V (ICOMPP protection)."
},
{
"number": "3",
"name": "ISENSE",
"type": "input",
"description": "Inductor current sense input. Reads the voltage across the external current sense resistor representing the instantaneous PFC boost inductor current. Soft Over Current (SOC) threshold approximately -0.285 V; cycle-by-cycle peak current limit (PCL) approximately -0.4 V. A 2.3-uA internal current source pulls ISENSE above 0.085 V to shut down PFC (ISOP protection) if the pin is open. Use a 220-Ohm series resistor to limit inrush currents into this pin."
},
{
"number": "4",
"name": "FREQ",
"type": "output",
"description": "Switching frequency setting pin. Connect a resistor from FREQ to GND to program the operating switching frequency. Programmable range 18 kHz to 250 kHz; pin voltage typically 1.5 V."
},
{
"number": "5",
"name": "VCOMP",
"type": "output",
"description": "Voltage loop compensation: transconductance voltage error amplifier output. An external RC network from VCOMP to GND sets loop compensation and soft start. VCOMP is held at GND until VCC exceeds its threshold and VSENSE reaches nominal regulation. Enhanced Dynamic Response (EDR) applies a higher transconductance for faster transient response. VCOMP is pulled low during VCC UVLO, OLP/Standby, ICOMPP and ISOP conditions."
},
{
"number": "6",
"name": "VSENSE",
"type": "input",
"description": "Output voltage sense. An external resistor divider from the PFC boost output to VSENSE provides feedback regulation to the internal 5-V reference. A small capacitor to GND filters HF noise. Pulling VSENSE below 0.82 V (16.5% VREF, OLP threshold) enters standby and discharges VCOMP. A 100-nA internal current source pulls VSENSE to GND if disconnected. EDR, OVP (~107% and ~109% VREF) and open-loop protection are all triggered from this pin."
},
{
"number": "7",
"name": "VCC",
"type": "power_in",
"description": "Device bias supply. Under-Voltage Lockout (UVLO) disables the controller until VCC exceeds the turn-on threshold of typically 11.5 V (max 12.1 V); operation continues until VCC falls below the turn-off (UVLO) threshold of typically 9.5 V. Absolute-max 22 V; recommended operating up to 21 V. Bypass with a 0.1-uF ceramic capacitor to GND as close to the device as possible for HF filtering of the VCC voltage."
},
{
"number": "8",
"name": "GATE",
"type": "output",
"description": "Gate drive: integrated push-pull gate driver for one or more external power MOSFETs or IGBTs. Typical 2.0-A sink and 1.5-A source capability. Output voltage is clamped at typically 15.2 V. Absolute maximum on this pin is 22 V referenced to GND."
}
],
"provenance": {
"extractor": "ds2sf",
"datasheet": {
"url": "https://www.ti.com/lit/ds/symlink/ucc28180.pdf",
"pages": 48,
"sha256": "e1e1588c6854b437",
"source_tier": "mfr"
},
"cad": "KiCad official (CC-BY-SA 4.0)",
"pins": {
"total": 8,
"described": 8,
"cites_pages": true,
"refuses_to_fabricate": true
}
},
"viewers": {
"symbol": "viewers/symbol.html",
"footprint": "viewers/footprint.html"
},
"pin1": {
"pad": "1",
"at": [
-2.475,
-1.905
],
"corner": "top-left",
"source": "silk-marker",
"derived_from": "SOIC-8_3.9x4.9mm_P1.27mm@sha256:074ecb2092b24fa4",
"mark": "drawn"
}
},
"metadata": {
"specs": {
"Manufacturer": "Texas Instruments",
"Package": "SOIC-8",
"Category": "PMIC",
"Pins": "8"
}
},
"sections": [
"hero",
"viewers",
"readme",
"breadcrumbs",
"info"
],
"discovery_triggers": [
"ucc28180dr"
],
"discovery_pitch": "UCC28180DR (Texas Instruments) component page with datasheet-verified CAD.",
"author": {
"name": "Ray",
"email": "[email protected]"
},
"dependencies": {},
"hero": {
"type": "image",
"path": "docs/hero.png"
},
"files": [
"page.json",
"README.md",
"ucc28180dr.kicad_sym",
"ucc28180dr.kicad_mod",
"ucc28180dr.glb",
"ucc28180dr.step",
"ucc28180dr.lbr",
"docs/hero.png",
"docs/ucc28180dr-datasheet.pdf",
"viewers/symbol.html",
"viewers/footprint.html",
"ucc28180dr-etched.step"
],
"visibility": {
"public": true
},
"variants": [
{
"mpn": "UCC28180DR",
"kind": "packaging"
},
{
"mpn": "UCC28180DRD",
"kind": "packaging"
}
],
"updated_at": "2026-09-25T13:38:29.204Z"
}