component

UCC2809DTR-1

Public Made by Adom

by adom

Texas Instruments AC-DC Controllers And Regulators, SOIC-8. Pinout cross-checked by two models against the datasheet, KiCad symbol/footprint/3D.

componentpower management (pmic)ucc2809dtr-1factory-2.0.0extractor-text
Overview Files Discover Packages Releases Dependencies Issues Breadcrumbs Pull Requests Activity
main
Download ZIP Propose a change
Generated by kicad-footprint-generator · KiCad file format 20260206
Name Last commit message Last updated
docs Publish 0.1.0 · Ray 20d ago
viewers ucc2809dtr-1: viewers · Ray 20d ago
package.json Publish 0.1.0 · Ray 20d ago
page.json Set visibility: public · Ray 20d ago
README.md Initial commit: component/ucc2809dtr-1 · Ray 20d ago
ucc2809dtr-1-etched.glb ucc2809dtr-1: factory component page (tier=lcsc) · Ray 20d ago
ucc2809dtr-1-etched.step ucc2809dtr-1: factory component page (tier=lcsc) · Ray 20d ago
ucc2809dtr-1-hero.glb ucc2809dtr-1: hero GLB from the etched model (keeps the MPN mark) · Ray 20d ago
ucc2809dtr-1-hero.overlay.json Publish 0.1.0 · Ray 20d ago
ucc2809dtr-1.glb Publish 0.1.0 · Ray 20d ago
ucc2809dtr-1.kicad_mod Publish 0.1.0 · Ray 20d ago
ucc2809dtr-1.kicad_sym Publish 0.1.0 · Ray 20d ago
ucc2809dtr-1.lbr Publish 0.1.0 · Ray 20d ago
ucc2809dtr-1.step Publish 0.1.0 · Ray 20d ago

UCC2809DTR-1

Texas Instruments · AC-DC Controllers And Regulators · SOIC-8

UCC2809DTR-1 from Texas Instruments, in a SOIC-8. Pinout and pin descriptions extracted from the manufacturer datasheet (extract_pins, cross-checked by a second model); symbol, footprint, and 3D from KiCad-official CAD.

Pinout

Pin Name Type Function
1 FB input Summing node for current sense feedback, optocoupler voltage feedback and slope compensation, compared to a 1V threshold, with an internal 250 ohm NMOS discharging external filter capacitance during PWM off time for leading edge blanking.
2 SS bidirectional Soft start pin where the timing capacitor is charged by an internal 6µA current source, and taking it below 0.5V inhibits the output driver, turns off REF and drops IVDD below 100µA.
3 RT1 passive Connects to timing resistor RT1, which sets the positive ramp time of the internal oscillator (Tr = 0.74 × (CT + 27pF) × RT1).
4 RT2 passive Connects to timing resistor RT2, which sets the negative ramp time of the internal oscillator (Tf = 0.74 × (CT + 27pF) × RT2), with timing capacitor CT at the common node.
5 GND power_in Reference ground and power ground for all functions.
6 OUT output High current power driver output (0.4A source/0.8A sink) for N-channel MOSFETs, with a minimum series gate resistor of 3.9 ohms recommended.
7 VDD power_in Power input shunt regulated at 17.5V (absolute maximum 19V), to be bypassed with a 1µF ceramic capacitor.
8 REF power_out Buffered internal 5V reference output, to be bypassed with a 0.47µF ceramic capacitor.

Key specifications

Parameter Value
Manufacturer Texas Instruments
Package SOIC-8
Category Power Management (PMIC)
Pins 8

CAD (KiCad official)

  • Symbol: UCC2809DTR-1
  • Footprint: Package_SO:SOIC-8_3.9x4.9mm_P1.27mm
  • 3D model: SOIC-8 (KiCad packages3D, STEP)
  • 3D model files: ucc2809dtr-1-etched.step / ucc2809dtr-1-etched.glb carry the MPN laser-etched on the die in a toggleable Adom.LaserEtch group (Fusion-ready); ucc2809dtr-1.step / ucc2809dtr-1.glb are the bare package body.

Provenance

Data extracted from the manufacturer datasheet, not a distributor listing:

  • Datasheet: Texas Instruments datasheet (24 pp, sha256 7fc852aa75a77966, retrieved 2026-10-08, tier: lcsc)
  • Extractor: parts-factory 2.0.0 / extract_pins 0.3, primary claude-sonnet-5-5 (text+vision), consensus claude-opus-5-5 (agreed), guards: pin_guards 0.1: passed. Pins are checked against the footprint pad set and their cited datasheet pages before publish.
  • CAD: KiCad official libraries (CC-BY-SA 4.0).

Datasheet PDF