component
UCC28070PWR
Public Made by Adomby adom
Texas Instruments AC-DC Controllers And Regulators, TSSOP-20. Datasheet-verified pinout, KiCad symbol/footprint/3D.
3D Model
Open in new tab ↗
Loads on click. Unloads only if this page sits in the background.
Symbol & Footprint
Schematic Symbol
Open full view ↗Loads on click. Unloads only if this page sits in the background.
PCB Footprint
Open full view ↗Loads on click. Unloads only if this page sits in the background.
Datasheet
Open in new tab ↗Loads on click. Unloads only if this page sits in the background.
README
markdownUCC28070PWR
Texas Instruments · AC-DC Controllers And Regulators · TSSOP-20
UCC28070PWR from Texas Instruments, in a TSSOP-20. Pinout and pin descriptions extracted from the manufacturer datasheet by ds2sf; symbol, footprint, and 3D from KiCad-official CAD.
Pinout
| Pin | Name | Type | Function |
|---|---|---|---|
| 1 | CDR | input | Frequency-dithering rate programming capacitor to ground; connect to VREF to disable dithering. |
| 2 | RDM | input | Frequency-dithering magnitude resistor to ground; external clock synchronization input when CDR > 5V. |
| 3 | VAO | output | Voltage error amplifier output internally connected to multiplier and zero-power comparator; connect voltage loop compensation network between this pin and GND. |
| 4 | VSENSE | input | Output voltage sense input to voltage error amplifier inverting input and current synthesis difference amplifier positive terminal; connect to PFC output with resistor-divider network. |
| 5 | VINAC | input | Scaled AC line input voltage internally connected to multiplier and current synthesis difference amplifier negative terminal; connect resistor-divider network with matching attenuation to VSENSE divider. |
| 6 | IMO | output | Multiplier output current node; connect resistor between this pin and GND to set multiplier gain with voltage range 0 to 3.3V. |
| 7 | RSYNTH | input | Current synthesis down-slope programming resistor to GND for setting current synthesizer rate, 15kΩ to 750kΩ range; connect to VREF to disable current synthesis. |
| 8 | CSB | input | Phase-B inductor current sense input internally connected to inverting input of phase-B current amplifier through current synthesis stage; 0 to 3.6V input range. |
| 9 | CSA | input | Phase-A inductor current sense input internally connected to inverting input of phase-A current amplifier through current synthesis stage; 0 to 3.6V input range. |
| 10 | PKLMT | input | Peak current limit threshold programming input via resistor-divider network from VREF to GND; voltage threshold range 0 to 4V. |
| 11 | CAOB | output | Phase-B current amplifier output internally connected to inverting input of phase-B PWM comparator; connect current loop compensation network between this pin and GND. |
| 12 | CAOA | output | Phase-A current amplifier output internally connected to inverting input of phase-A PWM comparator; connect current loop compensation network between this pin and GND. |
| 13 | VREF | power_out | 6V regulated reference voltage output for internal biasing and external use; bypass with 0.1μF ceramic capacitor, external load limited to 2mA. |
| 14 | GDA | output | Phase-A gate driver output for connecting to external gate-drive device; ±0.25A continuous and ±0.75A pulsed current rating, typically clamped at 13.5V. |
| 15 | VCC | power_in | Bias voltage input with operating range 10V to 21V and UVLO enable threshold at 10.2V ±0.4V; bypass with 0.1μF ceramic capacitor. |
| 16 | GND | power_in | Device ground reference; connect all compensation and programming networks to this pin via separate high-current noise isolation trace. |
| 17 | GDB | output | Phase-B gate driver output for connecting to external gate-drive device; ±0.25A continuous and ±0.75A pulsed current rating, typically clamped at 13.5V. |
| 18 | SS | input | Soft-start and external fault interface; connect capacitor to GND to program soft-start ramp with internal 10μA current source, or pull below 0.6V to immediately disable gate drivers. |
| 19 | RT | input | Oscillator frequency programming resistor to GND; switching frequency fPWM = 7500/RRT(kΩ) with minimum 30kHz for UCC28070. |
| 20 | DMAX | input | Maximum PWM duty-cycle programming resistor to GND; DMAX = 0.5(RDMX/RRT + 1) with typical operating range 92% to 98%. |
Key specifications
| Parameter | Value |
|---|---|
| Manufacturer | Texas Instruments |
| Package | TSSOP-20 |
| Category | Power Management (PMIC) |
| Pins | 20 |
CAD (KiCad official)
- Symbol:
UCC28070PWR - Footprint:
Package_SO:TSSOP-20_4.4x6.5mm_P0.65mm - 3D model: TSSOP-20 (KiCad packages3D, STEP)
- 3D model files:
ucc28070pwr-etched.step/ucc28070pwr-etched.glbcarry the MPN laser-etched on the die in a toggleableAdom.LaserEtchgroup (Fusion-ready);ucc28070pwr.step/ucc28070pwr.glbare the bare package body.
Provenance
Data extracted from the manufacturer datasheet, not a distributor listing:
- Datasheet: Texas Instruments datasheet (57 pp, sha256
632656aea01a2438, retrieved 2026-09-23, tier: manufacturer) - Extractor: parts-factory
2.0.0/extract_pins 0.2, primaryclaude-haiku-4-5-20251001(text), consensusclaude-sonnet-5(agreed), guards: pin_guards 0.1: passed. Pins are checked against the footprint pad set and their cited datasheet pages before publish. - CAD: KiCad official libraries (CC-BY-SA 4.0).