component
UCC28065DR
Public Made by Adomby adom
Texas Instruments AC-DC Controllers And Regulators, SOIC-16. Pinout cross-checked by two models against the datasheet, KiCad symbol/footprint/3D.
Generated by kicad-footprint-generator · KiCad file format 20260206
| Name | Last updated |
|---|---|
| docs | 2d ago |
| viewers | 2d ago |
| package.json | 2d ago |
| page.json | 2d ago |
| README.md | 2d ago |
| ucc28065dr-etched.glb | 2d ago |
| ucc28065dr-etched.step | 2d ago |
| ucc28065dr-hero.glb | 2d ago |
| ucc28065dr-hero.overlay.json | 2d ago |
| ucc28065dr.glb | 2d ago |
| ucc28065dr.kicad_mod | 2d ago |
| ucc28065dr.kicad_sym | 2d ago |
| ucc28065dr.lbr | 2d ago |
| ucc28065dr.step | 2d ago |
UCC28065DR
Texas Instruments · AC-DC Controllers And Regulators · SOIC-16
UCC28065DR from Texas Instruments, in a SOIC-16. Pinout and pin descriptions extracted from the manufacturer datasheet (extract_pins, cross-checked by a second model); symbol, footprint, and 3D from KiCad-official CAD.
Pinout
| Pin | Name | Type | Function |
|---|---|---|---|
| 1 | ZCD_B | input | Phase B zero current detection input for transition-mode switching, maximum ±5mA input current |
| 2 | VSENSE | input | Error amplifier input for output voltage feedback, voltage range -0.5 to 7V |
| 3 | TSET | input | Timing set input for switching frequency configuration, voltage range -0.5 to 7V |
| 4 | PHB | input | Phase B enable/disable threshold input for phase management, voltage range -0.5 to 7V |
| 5 | COMP | output | Error amplifier output for voltage loop compensation with nominal transconductance 55µS, voltage range -0.5 to 7V |
| 6 | AGND | power_in | Analog ground reference for signal circuits |
| 7 | VINAC | input | Input AC voltage sense for line feed-forward control, voltage range -0.5 to 7V |
| 8 | HVSEN | input | High voltage output sense for over-voltage protection, voltage range -0.5 to 7V |
| 9 | BRST | input | Burst mode threshold input for light-load efficiency control, voltage range -0.5 to 7V |
| 10 | CS | input | Current sense input with peak input current capacity -30mA during system inrush, voltage range -0.5 to 3V |
| 11 | GDB | output | Phase B gate driver output with ±25mA output current, voltage range -0.5 to VCC + 0.3V |
| 12 | VCC | power_in | Bias supply input internally clamped with continuous input current limit 20mA, voltage range -0.5 to 21V |
| 13 | PGND | power_in | Power ground reference for gate drivers and output stage |
| 14 | GDA | output | Phase A gate driver output with ±25mA output current, voltage range -0.5 to VCC + 0.3V |
| 15 | VREF | power_in | Voltage reference output with maximum output current -2mA |
| 16 | ZCD_A | input | Phase A zero current detection input for transition-mode switching, maximum ±5mA input current |
Key specifications
| Parameter | Value |
|---|---|
| Manufacturer | Texas Instruments |
| Package | SOIC-16 |
| Category | Power Management (PMIC) |
| Pins | 16 |
CAD (KiCad official)
- Symbol:
UCC28065DR - Footprint:
Package_SO:SOIC-16_3.9x9.9mm_P1.27mm - 3D model: SOIC-16 (KiCad packages3D, STEP)
- 3D model files:
ucc28065dr-etched.step/ucc28065dr-etched.glbcarry the MPN laser-etched on the die in a toggleableAdom.LaserEtchgroup (Fusion-ready);ucc28065dr.step/ucc28065dr.glbare the bare package body.
Provenance
Data extracted from the manufacturer datasheet, not a distributor listing:
- Datasheet: Texas Instruments datasheet (55 pp, sha256
3091d0b70e4d96bd, retrieved 2026-10-03, tier: manufacturer) - Extractor: parts-factory
2.0.0/extract_pins 0.3, primaryclaude-haiku-4-5-20251001(text), consensusclaude-sonnet-5-5(agreed), guards: pin_guards 0.1: passed. Pins are checked against the footprint pad set and their cited datasheet pages before publish. - CAD: KiCad official libraries (CC-BY-SA 4.0).