component
UCC2801PW
Public Made by Adomby adom
Texas Instruments DC-DC Controllers, TSSOP-8. Pinout cross-checked by two models against the datasheet, KiCad symbol/footprint/3D.
3D Model
Open in new tab ↗
Loads when you scroll to it. Unloads after 5 minutes in the background.
Symbol & Footprint
Schematic Symbol
Open full view ↗Loads when you scroll to it. Unloads after 5 minutes in the background.
PCB Footprint
Open full view ↗Loads when you scroll to it. Unloads after 5 minutes in the background.
Datasheet
Open in new tab ↗Loads when you scroll to it. Unloads after 5 minutes in the background.
README
markdownUCC2801PW
Texas Instruments · DC-DC Controllers · TSSOP-8
UCC2801PW from Texas Instruments, in a TSSOP-8. Pinout and pin descriptions extracted from the manufacturer datasheet (extract_pins, cross-checked by a second model); symbol, footprint, and 3D from KiCad-official CAD.
Pinout
| Pin | Name | Type | Function |
|---|---|---|---|
| 1 | COMP | output | COMP is the output of the error amplifier and the input of the PWM comparator; the error amplifier is a low output impedance 2-MHz amplifier that can both source and sink current, is internally current-limited, and zero duty cycle can be commanded by forcing COMP to GND. |
| 2 | FB | input | FB is the inverting input of the error amplifier, and for best stability its lead length and stray capacitance should be kept as short and small as possible. |
| 3 | CS | input | CS is the input to the PWM and overcurrent comparators, with 100 ns of digital leading-edge blanking after the rising edge of OUT, and exceeding the overcurrent threshold causes a soft-start cycle. |
| 4 | RC | input | RC is the oscillator timing pin, with a timing resistor from REF to RC (recommended 10 kΩ to 200 kΩ, never less than 10 kΩ) and a timing capacitor from RC to GND (recommended 100 pF to 1000 pF). |
| 5 | GND | power_in | GND is the reference ground and power ground for all functions on the part. |
| 6 | OUT | output | OUT is the high-current totem-pole gate driver output, capable of peak currents exceeding ±750 mA (absolute maximum ±1 A), and is actively held low when VCC is below the UVLO threshold. |
| 7 | VCC | power_in | VCC is the power input, which must be bypassed with a minimum of 1 µF in parallel with a 0.1 µF ceramic capacitor placed close to the device, and the absolute maximum VCC is 12 V when driven from a low-impedance source with ICC not exceeding 30 mA. |
| 8 | REF | power_out | REF is the voltage reference output (5 V nominal on UCC2801) for the error amplifier and other functions, requires a minimum of 0.1 µF ceramic bypass to GND, and needs additional bypassing for external loads above 2.5 mA. |
Key specifications
| Parameter | Value |
|---|---|
| Manufacturer | Texas Instruments |
| Package | TSSOP-8 |
| Category | Power Supply Chip |
| Pins | 8 |
Electrical characteristics
Limits as printed in the datasheet (page.json metadata.characteristics carries them as data).
| Parameter | Symbol | Min | Typ | Max | Unit | Conditions | Page |
|---|---|---|---|---|---|---|---|
| VCC voltage | 12 | V | 6 | ||||
| VCC current | 30 | mA | 6 | ||||
| OUT current | -1 | 1 | A | 6 | |||
| OUT energy (capacitive load) | 20 | µJ | 6 | ||||
| Analog inputs (FB, CS, RC, COMP) | -0.3 | 6.3 | V | max is the lesser of 6.3 V or VCC + 0.3 V (footnote 4) | 6 | ||
| Lead temperature, soldering (10 s) | 300 | °C | 6 | ||||
| Storage temperature | Tstg | -65 | 150 | °C | 6 | ||
| Junction temperature | TJ | -55 | 150 | °C | 6 | ||
| VCC bias supply voltage from low impedance source | VVCC | 11 | V | 6 | |||
| Voltage on analog pins | VFB, VCS, VRC, VCOMP | -0.1 | 6 | V | max printed as '6 or VVCC' (lesser value) | 6 | |
| Gate driver output voltage | VOUT | -0.1 | V | max printed symbolically as VVCC | 6 | ||
| Supply bias current | IVCC | 25 | mA | 6 | |||
| Average OUT pin current | IOUT | 20 | mA | 6 | |||
| REF pin output current | IREF | 5 | mA | 6 | |||
| Oscillator frequency | fOSC | 1 | MHz | 6 | |||
| Operating free-air temperature | TA | -40 | 125 | °C | 6 | ||
| Output voltage (REFERENCE) | 4.925 | 5 | 5.075 | V | TJ = 25°C, I = 0.2 mA | 7 | |
| Load regulation | 10 | 30 | mV | 0.2 mA < I < 5 mA | 7 | ||
| Line regulation | 1.9 | mV/V | TJ = 25°C, VCC = 10 V to clamp (IVCC = 25 mA) | 7 | |||
| Line regulation | 2.5 | mV/V | TJ = –40°C to 125°C, VCC = 10 V to clamp (IVCC = 25 mA) | 7 | |||
| Total variation (reference) | 4.88 | 5 | 5.1 | V | 7 | ||
| Output short circuit | -35 | -5 | mA | 7 | |||
| Long term stability | 5 | mV | TA = 125°C, 1000 hours | 7 | |||
| Oscillator frequency | 40 | 46 | 52 | kHz | UCC2801 column; footnote 2: twice the output frequency for UCC2801 | 7 | |
| Temperature stability (oscillator) | 2.5 | % | 7 | ||||
| Amplitude peak-to-peak (oscillator) | 2.25 | 2.4 | 2.55 | V | 7 | ||
| Error amplifier input voltage | 2.44 | 2.5 | 2.56 | V | COMP = 2.5 V | 7 | |
| Error amplifier input bias current | -1 | 1 | µA | 7 | |||
| Open loop voltage gain | 60 | 80 | dB | 7 | |||
| COMP sink current | 0.3 | 3.5 | mA | FB = 2.7 V, COMP = 1.1 V | 7 | ||
| COMP source current | -0.2 | -0.5 | -0.8 | mA | FB = 1.8 V, COMP = REF – 1.2 V | 7 | |
| Maximum duty cycle | 48 | 49 | 50 | % | UCC2801 column | 8 | |
| Current sense gain | 1.1 | 1.65 | 1.8 | V/V | 0 ≤ VCS ≤ 0.8 V | 8 | |
| Maximum input signal | 0.9 | 1 | 1.1 | V | COMP = 5 V; measured at latch trip point with pin 2 (FB) at 0 V | 8 | |
| Current sense input bias current | -200 | 200 | nA | 8 | |||
| CS blank time | 50 | 100 | 150 | ns | 8 | ||
| Overcurrent threshold | 1.42 | 1.55 | 1.68 | V | 8 | ||
| COMP to CS offset | 0.45 | 0.9 | 1.35 | V | CS = 0 V | 8 | |
| OUT low level | 0.1 | 0.4 | V | I = 20 mA | 8 | ||
| OUT low level | 0.35 | 0.9 | V | I = 200 mA | 8 | ||
| OUT low level | 0.7 | 1.2 | V | I = 20 mA, VCC = 0 V | 8 | ||
| OUT high VSAT (VCC-OUT) | 0.15 | 0.4 | V | I = 20 mA | 8 | ||
| OUT high VSAT (VCC-OUT) | 1 | 1.9 | V | I = 200 mA | 8 | ||
| Rise time | 41 | 70 | ns | CL = 1 nF | 8 | ||
| Fall time | 44 | 75 | ns | CL = 1 nF | 8 | ||
| Start threshold (UVLO) | 8.6 | 9.4 | 10.2 | V | UCC2801 column | 8 | |
| Stop threshold (UVLO) | 6.8 | 7.4 | 8 | V | UCC2801 column | 8 | |
| Start to stop hysteresis (UVLO) | 1.6 | 2 | 2.4 | V | UCC2801 column | 8 | |
| COMP rise time (soft start) | 4 | 10 | ms | FB = 1.8 V, rise from 0.5 V to REF – 1 V | 8 | ||
| Start-up current | 0.1 | 0.2 | mA | VCC < start threshold | 8 | ||
| Operating supply current | 0.5 | 1 | mA | FB = 0 V, CS = 0 V | 8 | ||
| VCC internal Zener voltage | 12 | 13.5 | 15 | V | ICC = 10 mA | 8 |
CAD (KiCad official)
- Symbol:
UCC2801PW - Footprint:
Package_SO:TSSOP-8_3x3mm_P0.65mm - 3D model: TSSOP-8 (KiCad packages3D, STEP)
- 3D model files:
ucc2801pw-etched.step/ucc2801pw-etched.glbcarry the MPN laser-etched on the die in a toggleableAdom.LaserEtchgroup (Fusion-ready);ucc2801pw.step/ucc2801pw.glbare the bare package body.
Provenance
Data extracted from the manufacturer datasheet, not a distributor listing:
- Datasheet: Texas Instruments datasheet (60 pp, sha256
4ea6450f4489b173, retrieved 2026-10-08, tier: manufacturer) - Extractor: parts-factory
2.0.0/extract_pins 0.3, primaryclaude-haiku-5-5(text), consensusclaude-sonnet-5-5(agreed), guards: pin_guards 0.1: passed. Pins are checked against the footprint pad set and their cited datasheet pages before publish. - CAD: KiCad official libraries (CC-BY-SA 4.0).