main
Download ZIP Propose a change
Generated by kicad-footprint-generator · KiCad file format 20260206
Name Last commit message Last updated
docs Publish 0.1.0 · Ray 17d ago
viewers ucc27322qdrq1: viewers · Ray 17d ago
package.json Publish 0.1.0 · Ray 17d ago
page.json Set visibility: public · Ray 17d ago
README.md Publish 0.1.0 · Ray 17d ago
ucc27322qdrq1-etched.glb ucc27322qdrq1: factory component page (tier=lcsc) · Ray 17d ago
ucc27322qdrq1-etched.step ucc27322qdrq1: factory component page (tier=lcsc) · Ray 17d ago
ucc27322qdrq1-hero.glb ucc27322qdrq1: hero GLB from the etched model (keeps the MPN mark) · Ray 17d ago
ucc27322qdrq1-hero.overlay.json Publish 0.1.0 · Ray 17d ago
ucc27322qdrq1.glb Publish 0.1.0 · Ray 17d ago
ucc27322qdrq1.kicad_mod Publish 0.1.0 · Ray 17d ago
ucc27322qdrq1.kicad_sym Publish 0.1.0 · Ray 17d ago
ucc27322qdrq1.lbr Publish 0.1.0 · Ray 17d ago
ucc27322qdrq1.step Publish 0.1.0 · Ray 17d ago

UCC27322QDRQ1

Texas Instruments · Gate Drivers · SOIC-8

UCC27322QDRQ1 from Texas Instruments, in a SOIC-8. Pinout and pin descriptions extracted from the manufacturer datasheet (extract_pins, cross-checked by a second model); symbol, footprint, and 3D from KiCad-official CAD.

Pinout

Pin Name Type Function
1 VDD power_in Supply voltage and power input; pins 1 and 8 must be connected together externally, and the recommended VDD range is 4.5 V to 15 V.
2 IN input Driver input with logic-compatible threshold and hysteresis; for the UCC27322-Q1 this input is noninverting (the datasheet text prints the part as UCC37322-Q1 in this sentence).
3 ENBL input Enable input with logic-compatible threshold and hysteresis that is internally pulled up to VDD for active-high operation, and the output is low when the device is disabled regardless of the IN state.
4 AGND power_in Control-circuit ground that must be joined to PGND by a single thick trace directly under the device, with a low ESR, low ESL 0.1 µF capacitor between VDD (pin 1) and AGND.
5 PGND power_in Common ground for the output stage that must be connected very close to the source of the driven power MOSFET, with a low ESR, low ESL 0.1 µF capacitor between VDD (pin 8) and PGND.
6 OUT output Driver output that must be connected externally to pin 7, and the output stage can provide 9-A peak drive current to a power MOSFET gate.
7 OUT output Driver output that must be connected externally to pin 6, and the output stage can provide 9-A peak drive current to a power MOSFET gate.
8 VDD power_in Supply voltage and power input; pins 1 and 8 must be connected together externally, and the recommended VDD range is 4.5 V to 15 V.

Key specifications

Parameter Value
Manufacturer Texas Instruments
Package SOIC-8
Category Motor Driver ICs
Pins 8

CAD (KiCad official)

  • Symbol: UCC27322QDRQ1
  • Footprint: Package_SO:SOIC-8_3.9x4.9mm_P1.27mm
  • 3D model: SOIC-8 (KiCad packages3D, STEP)
  • 3D model files: ucc27322qdrq1-etched.step / ucc27322qdrq1-etched.glb carry the MPN laser-etched on the die in a toggleable Adom.LaserEtch group (Fusion-ready); ucc27322qdrq1.step / ucc27322qdrq1.glb are the bare package body.

Provenance

Data extracted from the manufacturer datasheet, not a distributor listing:

  • Datasheet: Texas Instruments datasheet (42 pp, sha256 07b6118769576e79, retrieved 2026-10-08, tier: lcsc)
  • Datasheet language: Chinese. Pin names, descriptions, and specs on this page were extracted and translated to English by ds2sf; the linked PDF is the manufacturer original.
  • Extractor: parts-factory 2.0.0 / extract_pins 0.3, primary claude-haiku-5-5 (text), consensus claude-sonnet-5-5 (agreed), guards: pin_guards 0.1: passed. Pins are checked against the footprint pad set and their cited datasheet pages before publish.
  • CAD: KiCad official libraries (CC-BY-SA 4.0).

Datasheet PDF