component
UCC27200DDAR
Public Made by Adomby adom
Texas Instruments Gate Drivers, SOIC-8-EP. Pinout cross-checked by two models against the datasheet, KiCad symbol/footprint/3D.
main
UCC27200DDAR
Texas Instruments · Gate Drivers · SOIC-8-EP
UCC27200DDAR from Texas Instruments, in a SOIC-8-EP. Pinout and pin descriptions extracted from the manufacturer datasheet (extract_pins, cross-checked by a second model); symbol, footprint, and 3D from KiCad-official CAD.
Pinout
| Pin | Name | Type | Function |
|---|---|---|---|
| 1 | VDD | power_in | Positive supply to the lower gate driver, decoupled to VSS (GND) with a typical 0.22µF to 1µF capacitor; recommended supply is 8 V to 17 V with an absolute maximum of 20 V. |
| 2 | HB | power_in | High-side bootstrap supply; the bootstrap diode is on-chip but an external bootstrap capacitor is required, typically 0.022µF to 0.1µF depending on the high-side MOSFET gate charge. |
| 3 | HO | output | High-side output that connects to the gate of the high-side power MOSFET. |
| 4 | HS | input | High-side source connection that connects to the source of the high-side power MOSFET and to the negative side of the bootstrap capacitor; the datasheet rates HS at -1 V DC (-5 V for pulses under 100 ns) up to 120 V. |
| 5 | HI | input | High-side logic input that controls the high-side driver. |
| 6 | LI | input | Low-side logic input that controls the low-side driver. |
| 7 | VSS | power_in | Negative supply terminal for the device, generally grounded and used as the reference for all voltages. |
| 8 | LO | output | Low-side output that connects to the gate of the low-side power MOSFET. |
| 9 | EP | passive | Exposed pad (from the footprint; not named in the datasheet pin table). |
Key specifications
| Parameter | Value |
|---|---|
| Manufacturer | Texas Instruments |
| Package | SOIC-8-EP |
| Category | Motor Driver ICs |
| Pins | 9 |
CAD (KiCad official)
- Symbol:
UCC27200DDAR - Footprint:
Package_SO:SOIC-8-1EP_3.9x4.9mm_P1.27mm_EP2.29x3mm - 3D model: SOIC-8-EP (KiCad packages3D, STEP)
- 3D model files:
ucc27200ddar-etched.step/ucc27200ddar-etched.glbcarry the MPN laser-etched on the die in a toggleableAdom.LaserEtchgroup (Fusion-ready);ucc27200ddar.step/ucc27200ddar.glbare the bare package body.
Provenance
Data extracted from the manufacturer datasheet, not a distributor listing:
- Datasheet: Texas Instruments datasheet (44 pp, sha256
d535505a1746ee64, retrieved 2026-10-11, tier: lcsc) - Datasheet language: Chinese. Pin names, descriptions, and specs on this page were extracted and translated to English by ds2sf; the linked PDF is the manufacturer original.
- Extractor: parts-factory
2.0.0/extract_pins 0.3, primaryclaude-haiku-5-5(text), consensusclaude-sonnet-5-5(agreed), guards: pin_guards 0.1: passed. Pins are checked against the footprint pad set and their cited datasheet pages before publish. - CAD: KiCad official libraries (CC-BY-SA 4.0).
# UCC27200DDAR
**Texas Instruments** · Gate Drivers · SOIC-8-EP
UCC27200DDAR from Texas Instruments, in a SOIC-8-EP. Pinout and pin descriptions extracted from the manufacturer datasheet (extract_pins, cross-checked by a second model); symbol, footprint, and 3D from KiCad-official CAD.
## Pinout
| Pin | Name | Type | Function |
|---|---|---|---|
| 1 | VDD | power_in | Positive supply to the lower gate driver, decoupled to VSS (GND) with a typical 0.22µF to 1µF capacitor; recommended supply is 8 V to 17 V with an absolute maximum of 20 V. |
| 2 | HB | power_in | High-side bootstrap supply; the bootstrap diode is on-chip but an external bootstrap capacitor is required, typically 0.022µF to 0.1µF depending on the high-side MOSFET gate charge. |
| 3 | HO | output | High-side output that connects to the gate of the high-side power MOSFET. |
| 4 | HS | input | High-side source connection that connects to the source of the high-side power MOSFET and to the negative side of the bootstrap capacitor; the datasheet rates HS at -1 V DC (-5 V for pulses under 100 ns) up to 120 V. |
| 5 | HI | input | High-side logic input that controls the high-side driver. |
| 6 | LI | input | Low-side logic input that controls the low-side driver. |
| 7 | VSS | power_in | Negative supply terminal for the device, generally grounded and used as the reference for all voltages. |
| 8 | LO | output | Low-side output that connects to the gate of the low-side power MOSFET. |
| 9 | EP | passive | Exposed pad (from the footprint; not named in the datasheet pin table). |
## Key specifications
| Parameter | Value |
|---|---|
| Manufacturer | Texas Instruments |
| Package | SOIC-8-EP |
| Category | Motor Driver ICs |
| Pins | 9 |
## CAD (KiCad official)
- Symbol: `UCC27200DDAR`
- Footprint: `Package_SO:SOIC-8-1EP_3.9x4.9mm_P1.27mm_EP2.29x3mm`
- 3D model: SOIC-8-EP (KiCad packages3D, STEP)
- 3D model files: `ucc27200ddar-etched.step` / `ucc27200ddar-etched.glb` carry the MPN laser-etched on the die in a toggleable `Adom.LaserEtch` group (Fusion-ready); `ucc27200ddar.step` / `ucc27200ddar.glb` are the bare package body.
## Provenance
Data extracted from the manufacturer datasheet, not a distributor listing:
- **Datasheet:** [Texas Instruments datasheet](https://www.ti.com/cn/lit/gpn/ucc27201) (44 pp, sha256 `d535505a1746ee64`, retrieved 2026-10-11, tier: lcsc)
- **Datasheet language:** Chinese. Pin names, descriptions, and specs on this page were extracted and translated to English by ds2sf; the linked PDF is the manufacturer original.
- **Extractor:** parts-factory `2.0.0` / `extract_pins 0.3`, primary `claude-haiku-5-5` (text), consensus `claude-sonnet-5-5` (agreed), guards: pin_guards 0.1: passed. Pins are checked against the footprint pad set and their cited datasheet pages before publish.
- **CAD:** KiCad official libraries (CC-BY-SA 4.0).
[Datasheet PDF](docs/ucc27200ddar-datasheet.pdf)