← Commit history

Initial commit: component/ucc2580dtr-3

Ray ·06ad2c5c53 ·21d ago
2 files changed +301
README.mdadded+52
@@ -0,0 +1,52 @@+# UCC2580DTR-3++**Texas Instruments** · AC-DC Controllers And Regulators · SOIC-16++UCC2580DTR-3 from Texas Instruments, in a SOIC-16. Pinout and pin descriptions extracted from the manufacturer datasheet (extract_pins, cross-checked by a second model); symbol, footprint, and 3D from KiCad-official CAD.++## Pinout++| Pin | Name | Type | Function |+|---|---|---|---|+| 1 | DELAY | passive | A resistor from DELAY to GND programs the nonoverlap delay between OUT1 and OUT2 (Delay1 and Delay2); absolute maximum 5.3V and 5mA. |+| 2 | LINE | input | Hysteretic comparator input with 5.0V on and 4.5V off thresholds, used to sense input line voltage and turn off OUT1 when the line is low. |+| 3 | VDD | power_in | Chip supply pin bypassed to PGND, with a 15V internal shunt clamp (10mA max) and UVLO of 9V on / 8.5V off for the -3 version; absolute maximum 16V. |+| 4 | OUT1 | output | Gate drive output for the main switch, capable of sourcing up to 0.5A and sinking 1A. |+| 5 | PGND | power_in | Ground connection for the gate drivers, connected to GND at a single point so no high frequency switching currents flow in the ground plane. |+| 6 | OUT2 | output | Gate drive output for the auxiliary switch with 0.3A drive current capability; inverted in the -3 version to drive NMOS FETs. |+| 7 | CLK | output | Oscillator clock output from a low impedance CMOS driver, high during guaranteed off time, able to synchronize up to five other UCC3580 PWMs. |+| 8 | GND | power_in | Signal ground. |+| 9 | RAMP | input | Feedforward ramp input where resistor R4 to input voltage and capacitor CR to GND set the ramp, with the flux comparator clamping volt-second product at 3.3V. |+| 10 | OSC2 | passive | Oscillator programming pin where a resistor to the timing capacitor controls the guaranteed off time. |+| 11 | OSC1 | passive | Oscillator programming pin where a resistor to the timing capacitor sets the maximum on time. |+| 12 | EAOUT | output | Error amplifier output and input to the PWM comparator, with loop compensation components connected from EAOUT to EAIN. |+| 13 | EAIN | input | Inverting input to the error amplifier whose noninverting input is internally set to 2.5V, used for feedback and loop compensation. |+| 14 | REF | power_out | Precision 5.0V reference output supplying up to 5mA to external circuits, bypassed to GND with a 1uF capacitor. |+| 15 | SS | passive | A capacitor from SS to ground programs the soft start time, charged by an internal 20uA current once startup conditions are met. |+| 16 | SHTDWN | input | Comparator input with a 0.5V threshold that stops the chip, holding OUT1 low while OUT2 continues to oscillate. |++## Key specifications++| Parameter | Value |+|---|---|+| Manufacturer | Texas Instruments |+| Package | SOIC-16 |+| Category | Power Management (PMIC) |+| Pins | 16 |++## CAD (KiCad official)++- Symbol: `UCC2580DTR-3`+- Footprint: `Package_SO:SOIC-16_3.9x9.9mm_P1.27mm`+- 3D model: SOIC-16 (KiCad packages3D, STEP)+- 3D model files: `ucc2580dtr-3-etched.step` / `ucc2580dtr-3-etched.glb` carry the MPN laser-etched on the die in a toggleable `Adom.LaserEtch` group (Fusion-ready); `ucc2580dtr-3.step` / `ucc2580dtr-3.glb` are the bare package body.++## Provenance++Data extracted from the manufacturer datasheet, not a distributor listing:++- **Datasheet:** [Texas Instruments datasheet](https://www.ti.com/cn/lit/gpn/ucc3580-1) (16 pp, sha256 `22578373a5379f7a`, retrieved 2026-10-08, tier: lcsc)+- **Extractor:** parts-factory `2.0.0` / `extract_pins 0.3`, primary `claude-sonnet-5-5` (text+vision), consensus `claude-opus-5-5` (agreed), guards: pin_guards 0.1: passed. Pins are checked against the footprint pad set and their cited datasheet pages before publish.+- **CAD:** KiCad official libraries (CC-BY-SA 4.0).++[Datasheet PDF](docs/ucc2580dtr-3-datasheet.pdf)
page.jsonadded+249
@@ -0,0 +1,249 @@+{+  "slug": "ucc2580dtr-3",+  "version": "0.1.0",+  "type": "component",+  "description": "Texas Instruments AC-DC Controllers And Regulators, SOIC-16. Pinout cross-checked by two models against the datasheet, KiCad symbol/footprint/3D.",+  "tags": [+    "component",+    "power management (pmic)",+    "ucc2580dtr-3",+    "factory-2.0.0",+    "extractor-text"+  ],+  "dependencies": {},+  "hero": {+    "type": "image",+    "path": "docs/hero.png"+  },+  "files": [+    "page.json",+    "README.md",+    "ucc2580dtr-3.kicad_sym",+    "ucc2580dtr-3.kicad_mod",+    "ucc2580dtr-3.glb",+    "ucc2580dtr-3.step",+    "ucc2580dtr-3.lbr",+    "docs/hero.png",+    "docs/ucc2580dtr-3-datasheet.pdf",+    "viewers/symbol.html",+    "viewers/footprint.html",+    "ucc2580dtr-3-hero.glb",+    "ucc2580dtr-3-hero.overlay.json"+  ],+  "component": {+    "mpn": "UCC2580DTR-3",+    "manufacturer": "Texas Instruments",+    "package": "SOIC-16",+    "pin_count": 16,+    "category": "Power Management (PMIC)",+    "subcategory": "AC-DC Controllers And Regulators",+    "datasheet": "https://www.ti.com/cn/lit/gpn/ucc3580-1",+    "parts": {+      "symbol": "ucc2580dtr-3.kicad_sym",+      "footprint": "ucc2580dtr-3.kicad_mod",+      "model_3d": "ucc2580dtr-3-hero.glb",+      "model_3d_plain": "ucc2580dtr-3.glb",+      "model_3d_step": "ucc2580dtr-3-etched.step",+      "model_3d_step_plain": "ucc2580dtr-3.step",+      "lbr": "ucc2580dtr-3.lbr"+    },+    "distributor_links": {+      "lcsc": "C702410",+      "digikey": "UCC2580DTR-3-ND",+      "mouser": "595-UCC2580DTR-3"+    },+    "distributor_check": {+      "checked_at": "2026-10-08T04:16:16Z",+      "source": "Component Ocean /api/assign-pns",+      "digikey": {+        "pn": "UCC2580DTR-3-ND",+        "status": "found",+        "lifecycle": "Active"+      },+      "mouser": {+        "pn": "595-UCC2580DTR-3",+        "status": "found"+      }+    },+    "pins": [+      {+        "number": "1",+        "name": "DELAY",+        "type": "passive",+        "description": "A resistor from DELAY to GND programs the nonoverlap delay between OUT1 and OUT2 (Delay1 and Delay2); absolute maximum 5.3V and 5mA."+      },+      {+        "number": "2",+        "name": "LINE",+        "type": "input",+        "description": "Hysteretic comparator input with 5.0V on and 4.5V off thresholds, used to sense input line voltage and turn off OUT1 when the line is low."+      },+      {+        "number": "3",+        "name": "VDD",+        "type": "power_in",+        "description": "Chip supply pin bypassed to PGND, with a 15V internal shunt clamp (10mA max) and UVLO of 9V on / 8.5V off for the -3 version; absolute maximum 16V."+      },+      {+        "number": "4",+        "name": "OUT1",+        "type": "output",+        "description": "Gate drive output for the main switch, capable of sourcing up to 0.5A and sinking 1A."+      },+      {+        "number": "5",+        "name": "PGND",+        "type": "power_in",+        "description": "Ground connection for the gate drivers, connected to GND at a single point so no high frequency switching currents flow in the ground plane."+      },+      {+        "number": "6",+        "name": "OUT2",+        "type": "output",+        "description": "Gate drive output for the auxiliary switch with 0.3A drive current capability; inverted in the -3 version to drive NMOS FETs."+      },+      {+        "number": "7",+        "name": "CLK",+        "type": "output",+        "description": "Oscillator clock output from a low impedance CMOS driver, high during guaranteed off time, able to synchronize up to five other UCC3580 PWMs."+      },+      {+        "number": "8",+        "name": "GND",+        "type": "power_in",+        "description": "Signal ground."+      },+      {+        "number": "9",+        "name": "RAMP",+        "type": "input",+        "description": "Feedforward ramp input where resistor R4 to input voltage and capacitor CR to GND set the ramp, with the flux comparator clamping volt-second product at 3.3V."+      },+      {+        "number": "10",+        "name": "OSC2",+        "type": "passive",+        "description": "Oscillator programming pin where a resistor to the timing capacitor controls the guaranteed off time."+      },+      {+        "number": "11",+        "name": "OSC1",+        "type": "passive",+        "description": "Oscillator programming pin where a resistor to the timing capacitor sets the maximum on time."+      },+      {+        "number": "12",+        "name": "EAOUT",+        "type": "output",+        "description": "Error amplifier output and input to the PWM comparator, with loop compensation components connected from EAOUT to EAIN."+      },+      {+        "number": "13",+        "name": "EAIN",+        "type": "input",+        "description": "Inverting input to the error amplifier whose noninverting input is internally set to 2.5V, used for feedback and loop compensation."+      },+      {+        "number": "14",+        "name": "REF",+        "type": "power_out",+        "description": "Precision 5.0V reference output supplying up to 5mA to external circuits, bypassed to GND with a 1uF capacitor."+      },+      {+        "number": "15",+        "name": "SS",+        "type": "passive",+        "description": "A capacitor from SS to ground programs the soft start time, charged by an internal 20uA current once startup conditions are met."+      },+      {+        "number": "16",+        "name": "SHTDWN",+        "type": "input",+        "description": "Comparator input with a 0.5V threshold that stops the chip, holding OUT1 low while OUT2 continues to oscillate."+      }+    ],+    "provenance": {+      "extractor": "extract_pins 0.3",+      "factory_chain": {+        "factory": "2.0.0",+        "extractor": "extract_pins 0.3",+        "primary_model": "claude-sonnet-5-5",+        "primary_mode": "text+vision",+        "consensus_model": "claude-opus-5-5",+        "consensus": "agreed",+        "guards": "pin_guards 0.1: passed",+        "guard_notes": [+          "extractor flagged: REF is a 5V reference output rated 5mA in the pin description but 30mA absolute max; type chosen as ; DELAY, OSC1, OSC2 and SS connect to external passives; type 'passive' is a judgement call.",+          "vision extraction: provenance cannot be text-verified; needs consensus"+        ],+        "pages_sent": 16,+        "cost_usd": 0.4629,+        "at": "2026-10-08T04:15:58"+      },+      "datasheet": {+        "url": "https://www.ti.com/cn/lit/gpn/ucc3580-1",+        "pages": 16,+        "sha256": "22578373a5379f7a",+        "source_tier": "lcsc"+      },+      "cad": "KiCad official (CC-BY-SA 4.0)",+      "pins": {+        "total": 16,+        "described": 16,+        "cites_pages": true,+        "refuses_to_fabricate": true+      }+    },+    "viewers": {+      "symbol": "viewers/symbol.html",+      "footprint": "viewers/footprint.html"+    },+    "models_3d": [+      {+        "file": "ucc2580dtr-3.step",+        "role": "plain",+        "up": "Z",+        "units": "mm",+        "origin": "footprint origin = pad-pattern centre",+        "seat": "z = 0",+        "extents_mm": [+          6,+          9.9,+          1.75+        ],+        "zmin_mm": 0,+        "centre_offset_mm": 0,+        "footprint_binding": "identity",+        "sha256": "d5eeddb4c0b304dc61950919b126fc61d7586abd5f16ab71a2a79759ec6498bf",+        "checked": "2026-10-08",+        "checked_by": "factory/step_pose.py (Z-up, origin, seat, binding)"+      },+      {+        "file": "ucc2580dtr-3-etched.step",+        "role": "eda",+        "up": "Z",+        "units": "mm",+        "origin": "footprint origin = pad-pattern centre",+        "seat": "z = 0",+        "extents_mm": [+          6,+          9.9,+          1.75+        ],+        "zmin_mm": 0,+        "centre_offset_mm": 0,+        "footprint_binding": "identity",+        "sha256": "39512f3b2da3adb709aa1eaf15c76e98224d8eabd1ac6811c51a5f806ed2fbdc",+        "checked": "2026-10-08",+        "checked_by": "factory/step_pose.py (Z-up, origin, seat, binding)"+      }+    ]+  },+  "visibility": "public",+  "org": "adom",+  "author": {+    "name": "Ray",+    "email": "[email protected]"+  }+}\ No newline at end of file