component
UCC25706D
Public Made by Adomby adom
Texas Instruments AC-DC Controllers And Regulators, SOIC-8. Pinout cross-checked by two models against the datasheet, KiCad symbol/footprint/3D.
3D Model
Open in new tab ↗
Loads when you scroll to it. Unloads after 5 minutes in the background.
Symbol & Footprint
Schematic Symbol
Open full view ↗Loads when you scroll to it. Unloads after 5 minutes in the background.
PCB Footprint
Open full view ↗Loads when you scroll to it. Unloads after 5 minutes in the background.
Datasheet
Open in new tab ↗Loads when you scroll to it. Unloads after 5 minutes in the background.
README
markdownUCC25706D
Texas Instruments · AC-DC Controllers And Regulators · SOIC-8
UCC25706D from Texas Instruments, in a SOIC-8. Pinout and pin descriptions extracted from the manufacturer datasheet (extract_pins, cross-checked by a second model); symbol, footprint, and 3D from KiCad-official CAD.
Pinout
| Pin | Name | Type | Function |
|---|---|---|---|
| 1 | ILIM | input | Provides pulse-by-pulse current limit by terminating the PWM pulse when the input is above 200 mV, with a typical 25 ns path to reset the PWM latch. |
| 2 | FB | input | Input to the PWM comparator intended to interface with an optocoupler, with a typical input impedance of 50 kΩ. |
| 3 | VFF | input | Feed-forward pin that provides a voltage proportional to the input supply; when VFF is below 1.0 V both the output and oscillator are disabled. |
| 4 | DISCH | input | A resistor to VIN sets the oscillator discharge current for the maximum duty cycle clamp, and IDISCH must be between 25 µA and 250 µA over the entire VIN range. |
| 5 | RC | passive | Oscillator timing pin where the on-time is set by RT and CT and the off-time by RDISCH and CT in clamp mode, and which provides a low-impedance path to ground for CT when DISCH is grounded. |
| 6 | GND | power_in | Ground return pin for the device. |
| 7 | OUT | output | Intended to drive an external FET driver or other high-impedance circuits and not directly a power MOSFET, with about 60 Ω pull-up and 30 Ω pull-down output resistance. |
| 8 | VDD | power_in | Power supply pin that should be bypassed with a 0.1-µF capacitor; the UVLO function keeps startup current low and holds circuits inactive until VDD is valid. |
Key specifications
| Parameter | Value |
|---|---|
| Manufacturer | Texas Instruments |
| Package | SOIC-8 |
| Category | Power Management (PMIC) |
| Pins | 8 |
CAD (KiCad official)
- Symbol:
UCC25706D - Footprint:
Package_SO:SOIC-8_3.9x4.9mm_P1.27mm - 3D model: SOIC-8 (KiCad packages3D, STEP)
- 3D model files:
ucc25706d-etched.step/ucc25706d-etched.glbcarry the MPN laser-etched on the die in a toggleableAdom.LaserEtchgroup (Fusion-ready);ucc25706d.step/ucc25706d.glbare the bare package body.
Provenance
Data extracted from the manufacturer datasheet, not a distributor listing:
- Datasheet: Texas Instruments datasheet (23 pp, sha256
121bdd15995942af, retrieved 2026-10-09, tier: lcsc) - Extractor: parts-factory
2.0.0/extract_pins 0.3, primaryclaude-haiku-5-5(text), consensusclaude-sonnet-5-5(agreed), guards: pin_guards 0.1: passed. Pins are checked against the footprint pad set and their cited datasheet pages before publish. - CAD: KiCad official libraries (CC-BY-SA 4.0).