Overview Files Discover Packages Releases Dependencies Issues Breadcrumbs Pull Requests Activity

main

Generated by kicad-footprint-generator · KiCad file format 20260206

Name	Last commit message	Last updated
docs	Publish 0.1.0 · Ray	1d ago
viewers	ucc24610drbr: viewers · Ray	1d ago
package.json	ucc24610drbr: LCSC part number C2650188 (was published as the bare integer) · Ray	8h ago
page.json	ucc24610drbr: LCSC part number C2650188 (was published as the bare integer) · Ray	8h ago
README.md	Initial commit: component/ucc24610drbr · Ray	1d ago
ucc24610drbr-etched.glb	ucc24610drbr: factory component page (tier=lcsc) · Ray	1d ago
ucc24610drbr-etched.step	ucc24610drbr: factory component page (tier=lcsc) · Ray	1d ago
ucc24610drbr-hero.glb	Publish 0.1.0 · Ray	1d ago
ucc24610drbr-hero.overlay.json	Publish 0.1.0 · Ray	1d ago
ucc24610drbr.glb	Publish 0.1.0 · Ray	1d ago
ucc24610drbr.kicad_mod	Publish 0.1.0 · Ray	1d ago
ucc24610drbr.kicad_sym	Publish 0.1.0 · Ray	1d ago
ucc24610drbr.lbr	Publish 0.1.0 · Ray	1d ago
ucc24610drbr.step	Publish 0.1.0 · Ray	1d ago

UCC24610DRBR

Texas Instruments · Supervisor And Reset ICs · VSON-8-EP(3x3)

UCC24610DRBR from Texas Instruments, in a VSON-8-EP(3x3). Pinout and pin descriptions extracted from the manufacturer datasheet (extract_pins, cross-checked by a second model); symbol, footprint, and 3D from KiCad-official CAD.

Pinout

Pin	Name	Type	Function
1	SYNC	input	Gate turnoff synchronization input; falling edge immediately forces GATE low asynchronously and continuous low level maintains GATE low.
2	EN/TOFF	input	Enable and off-time timer input that programs TOFF duration and controls run/sleep mode based on VEN(on) and VEN(off) thresholds.
3	TON	input	Programmable minimum on-time timer input that blanks VD-VS comparator for programmed time to suppress false triggering from ringing after gate turnon.
4	VCC	power_in	Positive power supply input supplying all circuits; enables operation when VCC exceeds VCC(on) and forces GATE low when VCC falls below VCC(off).
5	GATE	output	Controlled MOSFET gate drive output with greater than 1-A peak source current and greater than 2-A peak sink current capability into N-channel MOSFET.
6	GND	power_in	Combined analog and power ground providing reference potential for gate driver, UVLO comparator, EN/TOFF comparator, and timer circuits.
7	VS	power_in	Source-sense voltage input; connect close to controlled MOSFET source pad through short PC-board track to minimize trace inductance effects.
8	VD	input	Drain-sense voltage input that must exceed 1.5 V with expired TOFF timer before arming; triggers GATE high when VD falls greater than 150 mV below VS.
9	Thermal Pad	passive	Exposed pad (from the footprint; not named in the datasheet pin table).

Key specifications

Parameter	Value
Manufacturer	Texas Instruments
Package	VSON-8-EP(3x3)
Category	Power Management (PMIC)
Pins	9

CAD (KiCad official)

Symbol: UCC24610DRBR
Footprint: Package_SON:VSON-8-1EP_3x3mm_P0.65mm_EP1.6x2.4mm
3D model: VSON-8-EP(3x3), generated from the KiCad footprint (body from the F.Fab outline, terminals on the pads, 0.9 mm nominal VQFN height). Neither the vendor nor KiCad ships a 3D model for this package, so the dimensions are nominal, not the manufacturer's CAD (STEP)
3D model files: ucc24610drbr-etched.step / ucc24610drbr-etched.glb carry the MPN laser-etched on the die in a toggleable Adom.LaserEtch group (Fusion-ready); ucc24610drbr.step / ucc24610drbr.glb are the bare package body.

Provenance

Data extracted from the manufacturer datasheet, not a distributor listing:

Datasheet: Texas Instruments datasheet (44 pp, sha256 d1f49115e89c5d9c, retrieved 2026-10-06, tier: lcsc)
Extractor: parts-factory 2.0.0 / extract_pins 0.3, primary claude-haiku-4-5-20251001 (text), consensus claude-sonnet-5-5 (agreed), guards: pin_guards 0.1: passed. Pins are checked against the footprint pad set and their cited datasheet pages before publish.
CAD: KiCad official libraries (CC-BY-SA 4.0).

Datasheet PDF