main
Download ZIP Propose a change
Generated by kicad-footprint-generator · KiCad file format 20260206
Name Last commit message Last updated
docs Publish 0.1.0 · Ray 1d ago
viewers uc3854dwtr: viewers · Ray 1d ago
package.json Publish 0.1.0 · Ray 1d ago
page.json Set visibility: public · Ray 1d ago
README.md Initial commit: component/uc3854dwtr · Ray 1d ago
uc3854dwtr-etched.glb uc3854dwtr: factory component page (tier=lcsc) · Ray 1d ago
uc3854dwtr-etched.step uc3854dwtr: factory component page (tier=lcsc) · Ray 1d ago
uc3854dwtr-hero.glb Publish 0.1.0 · Ray 1d ago
uc3854dwtr-hero.overlay.json Publish 0.1.0 · Ray 1d ago
uc3854dwtr.glb Publish 0.1.0 · Ray 1d ago
uc3854dwtr.kicad_mod Publish 0.1.0 · Ray 1d ago
uc3854dwtr.kicad_sym Publish 0.1.0 · Ray 1d ago
uc3854dwtr.lbr Publish 0.1.0 · Ray 1d ago
uc3854dwtr.step Publish 0.1.0 · Ray 1d ago

UC3854DWTR

Texas Instruments · AC-DC Controllers And Regulators · SOIC-16-300mil

UC3854DWTR from Texas Instruments, in a SOIC-16-300mil. Pinout and pin descriptions extracted from the manufacturer datasheet (extract_pins, cross-checked by a second model); symbol, footprint, and 3D from KiCad-official CAD.

Pinout

Pin Name Type Function
1 GND power_in Ground reference for all voltages; VCC and VREF must be bypassed directly to GND with a 0.1-µF or larger ceramic capacitor, and the timing-capacitor discharge current also returns here.
2 PKLMT input Peak current-limit input with a 0-V threshold, connected to the negative side of the current-sense resistor, with an absolute maximum input voltage of 5 V.
3 CAOUT output Current-amplifier output that swings close to GND so the PWM can force zero duty cycle, with an NPN emitter-follower pullup and an 8-kΩ resistor to ground, and it stays active when the IC is disabled.
4 ISENSE input Inverting input of the current amplifier that stays functional down to and below GND, and must not be taken below -0.5 V because it is diode-protected to GND.
5 MULTOUT bidirectional Multiplier output tied to the non-inverting current-amplifier input, a high-impedance node with a -0.3 V to 2.5 V input range that must not be taken below -0.5 V.
6 IAC input Line-waveform current input whose voltage is internally held at 6 V, with the line current ranging from zero to about 400 µA at the waveform peak and an absolute maximum input current of 10 mA.
7 VAOUT output Voltage-amplifier output internally limited to about 5.8 V, with an NPN emitter-follower pullup and an 8-kΩ resistor to ground, and output levels below 1 V inhibit the multiplier output.
8 VRMS input RMS line-voltage input that must stay between 1.5 V and 3.5 V for best control, with an absolute maximum input voltage of 11 V.
9 VREF power_in Accurate 7.5-V reference output that can deliver 10 mA to peripheral circuitry, is short-circuit current limited, is held at 0 V when VCC or ENA is low, and should be bypassed with 0.1 µF or larger.
10 ENA input Logic enable input with a rising threshold of 2.4 V to 2.7 V (2.55 V typical) and about 0.25 V typical hysteresis, internally clamped to about 14 V, and it must be tied to 5 V or pulled high through 22 kΩ when unused.
11 VSENSE input Inverting input of the voltage amplifier, normally connected to the feedback network from the boost output, with a 7.5-V threshold, an absolute maximum input voltage of 11 V, and a bias current limited to ±500 nA.
12 RSET input Resistor to GND that sets the oscillator charging current and the maximum multiplier output, where multiplier output current does not exceed 3.75 V divided by the RSET resistance, with an absolute maximum input current of 10 mA.
13 SS input Soft-start pin held at GND while the device is disabled or VCC is low, pulled up to over 8 V by an internal current source once VCC is valid and the IC is enabled, and quickly discharged to ground on disable or supply dropout.
14 CT input Oscillator timing capacitor connected from CT to GND that sets the PWM oscillator frequency together with RSET, calculated per Equation 1 in the datasheet.
15 VCC power_in Positive supply with a recommended range of 10 V to 20 V and an absolute maximum of 35 V; it must exceed the 16 V typical turn-on threshold to start switching and stay above the 10 V typical turn-off threshold, and must deliver at least 20 mA.
16 GTDRV output Totem-pole MOSFET gate-driver output internally clamped to 15 V, which should use a series gate resistor of at least 5 Ω, with absolute maximum gate-driver current of 1.5 A peak at 50% duty cycle and 0.5 A continuous.

Key specifications

Parameter Value
Manufacturer Texas Instruments
Package SOIC-16-300mil
Category Power Management (PMIC)
Pins 16

CAD (KiCad official)

  • Symbol: UC3854DWTR
  • Footprint: Package_SO:SOIC-16_3.9x9.9mm_P1.27mm
  • 3D model: SOIC-16-300mil (KiCad packages3D, STEP)
  • 3D model files: uc3854dwtr-etched.step / uc3854dwtr-etched.glb carry the MPN laser-etched on the die in a toggleable Adom.LaserEtch group (Fusion-ready); uc3854dwtr.step / uc3854dwtr.glb are the bare package body.

Provenance

Data extracted from the manufacturer datasheet, not a distributor listing:

  • Datasheet: Texas Instruments datasheet (31 pp, sha256 051276b5d66559af, retrieved 2026-10-07, tier: lcsc)
  • Extractor: parts-factory 2.0.0 / extract_pins 0.3, primary claude-haiku-5-5 (text), consensus claude-sonnet-5-5 (agreed), guards: pin_guards 0.1: passed. Pins are checked against the footprint pad set and their cited datasheet pages before publish.
  • CAD: KiCad official libraries (CC-BY-SA 4.0).

Datasheet PDF