component

UC3842DRG

Public Made by Adom

by adom

HANSCHIP semiconductor AC-DC Controllers And Regulators, SOP-8. Pinout cross-checked by two models against the datasheet, KiCad symbol/footprint/3D.

componentpower management (pmic)uc3842drgfactory-2.0.0extractor-text
Overview Files Discover Packages Releases Dependencies Issues Breadcrumbs Pull Requests Activity
main
Download ZIP Propose a change
Generated by kicad-footprint-generator · KiCad file format 20260206
Name Last commit message Last updated
docs Publish 0.1.0 · Ray 2h ago
viewers uc3842drg: viewers · Ray 2h ago
package.json Publish 0.1.0 · Ray 2h ago
page.json Set visibility: public · Ray 2h ago
README.md Publish 0.1.0 · Ray 2h ago
uc3842drg-etched.glb Publish 0.1.0 · Ray 2h ago
uc3842drg-etched.step uc3842drg: factory component page (tier=lcsc) · Ray 2h ago
uc3842drg-hero.glb uc3842drg: hero GLB from the etched model (keeps the MPN mark) · Ray 2h ago
uc3842drg-hero.overlay.json Publish 0.1.0 · Ray 2h ago
uc3842drg.glb Publish 0.1.0 · Ray 2h ago
uc3842drg.kicad_mod Publish 0.1.0 · Ray 2h ago
uc3842drg.kicad_sym Publish 0.1.0 · Ray 2h ago
uc3842drg.lbr Publish 0.1.0 · Ray 2h ago
uc3842drg.step Publish 0.1.0 · Ray 2h ago

UC3842DRG

HANSCHIP semiconductor · AC-DC Controllers And Regulators · SOP-8

UC3842DRG from HANSCHIP semiconductor, in a SOP-8. Pinout and pin descriptions extracted from the manufacturer datasheet (extract_pins, cross-checked by a second model); symbol, footprint, and 3D from KiCad-official CAD.

Pinout

Pin Name Type Function
1 COMP output This pin is the Error Amplifier output and is made for loop compensation, with a maximum Error Amp output sink current of 10 mA.
2 VFB input This is the inverting input of the Error Amplifier, normally connected to the switching power supply output through a resistor divider, with analog inputs rated from -0.3 V to 5.5 V.
3 ISENSE input A voltage proportional to inductor current is connected to this input, and the PWM uses it to terminate output switch conduction, with a typical maximum input signal of 1.0 V (0.9 V to 1.1 V) and analog inputs rated from -0.3 V to 5.5 V.
4 RT/CT passive The oscillator frequency and maximum output duty cycle are programmed by connecting resistor RT to Vref and capacitor CT to ground.
5 GROUND power_in This pin is the combined control circuitry and power ground.
6 OUTPUT output This output directly drives the gate of a power MOSFET, sourcing and sinking peak currents up to 1 A.
7 VCC power_in This pin is the positive supply of the integrated circuit, with an absolute maximum supply voltage of 30 V from a low impedance source.
8 Vref power_out This is the reference output, which provides charging current for capacitor CT through resistor RT, with a typical output voltage of 5.0 V (4.9 V to 5.1 V) at IREF = 1 mA.

Key specifications

Parameter Value
Manufacturer HANSCHIP semiconductor
Package SOP-8
Category Power Management (PMIC)
Pins 8

Electrical characteristics

Limits as printed in the datasheet (page.json metadata.characteristics carries them as data).

Parameter Symbol Min Typ Max Unit Conditions Page
Reference Output Voltage VREF 4.9 5 5.1 V TJ = 25°C, IREF = 1 mA 3
Line Regulation VREF 6 20 mV 12V ≤ VCC ≤ 25 V 3
Load Regulation VREF 6 25 mV 1 mA ≤ IREF ≤ 20mA 3
Short Circuit Output Current ISC -100 -180 mA TA = 25°C 3
Oscillation Frequency f 47 52 57 KHz TJ = 25°C 3
Frequency Change with Voltage f/VCC 0.05 1 % 12V ≤ VCC ≤ 25 V 3
Input Bias Current (Error Amp) IBIAS -0.1 -2 µA VFB=3V 3
Input Voltage (Error Amp) VI(E.A) 2.42 2.5 2.58 V Vpin1 = 2.5V 3
Open Loop Voltage Gain AVOL 65 90 dB 2V ≤ V0 ≤ 4V 3
Unity Gain Bandwidth UGBW 0.5 0.6 MHz Tj=25°C, Note 3 3
Power Supply Rejection Ratio PSRR 60 70 dB 12V ≤ VCC ≤ 25 V 3
Output Sink Current (Error Amp) ISINK 2 7 mA Vpin2 = 2.7V, Vpin1 = 1.1V 3
Output Source Current (Error Amp) ISOURCE -0.5 -1 mA Vpin2 = 2.3V, Vpin1 = 5V 3
High Output Voltage (Error Amp) VOH 5 6 V Vpin2 = 2.3V, RL = 15K to GND 3
Low Output Voltage (Error Amp) VOL 0.8 1.1 V Vpin2 = 2.7V, RL = 15K to PIN 8 3
Current Sense Gain GV 2.85 3 3.15 V/V Note 1 & 2 3
Maximum Input Signal VI(MAX) 0.9 1 1.1 V Vpin1 = 5V (Note 1) 3
Current Sense Input Bias Current IBIAS -3 -10 µA Vpin3 = 3V 3
Low Output Voltage (Output) VOL 0.08 0.4 V ISINK = 20 mA 3
Low Output Voltage (Output) VOL 1.4 2.2 V ISINK = 200 mA 3
High Output Voltage (Output) VOH 13 13.5 V ISINK = 20 mA 3
High Output Voltage (Output) VOH 12 13 V ISINK = 200 mA 3
Rise Time tR 45 150 nS TJ = 25℃, CL = 1nF (Note 3) 3
Fall Time tF 35 150 nS TJ = 25℃, CL = 1nF (Note 3) 3
Start Threshold Voltage (UVLO) VTH(ST) 14.5 16 17.5 V 3
Min. Operating Voltage after Turn On (UVLO) VOPR(min) 8.5 10 11.5 V 3
Max. Duty Cycle D(MAX) 95 97 100 % 3
Min. Duty Cycle D(MAX) 0 % 3
Total Standby Current IST 0.17 0.3 mA 3
Operating Supply Current ICC(OPR) 13 17 mA Vpin3 = Vpin2 = 0V 3
Zener Voltage VZ 30 38 V ICC=25 mA 3
Oscillator Amplitude (peak to peak) V(OSC) 1.6 V 3
Supply Voltage Rejection SVR 70 dB 12V ≤ VCC ≤ 25 V (Note 1) 3
Supply Voltage (low impedance source) VCC 30 V Low impedance source 2
Output Current IO 1 A 2
Input Voltage (Analog Inputs pins 2,3) VI -0.3 5.5 V 2
Error Amp Output Sink Current ISINK(E.A) 10 mA 2
Power Dissipation PO 1 W TA=25℃ 2
Storage Temperature Range Tstg -65 150 ℃ 2
Lead Temperature (Soldering, 10 seconds) TL 245 ℃ 10 seconds soldering 2
Operating Ambient Temperature TA 0 70 ℃ Characterized operating range for UC3842 (0℃ to 70℃) 1

CAD (KiCad official)

  • Symbol: UC3842DRG
  • Footprint: Package_SO:SOIC-8_3.9x4.9mm_P1.27mm
  • 3D model: SOP-8 (KiCad packages3D, STEP)
  • 3D model files: uc3842drg-etched.step / uc3842drg-etched.glb carry the MPN laser-etched on the die in a toggleable Adom.LaserEtch group (Fusion-ready); uc3842drg.step / uc3842drg.glb are the bare package body.

Provenance

Data extracted from the manufacturer datasheet, not a distributor listing:

  • Datasheet: HANSCHIP semiconductor datasheet (12 pp, sha256 451499878a8b1494, retrieved 2026-10-18, tier: lcsc)
  • Extractor: parts-factory 2.0.0 / extract_pins 0.3, primary claude-haiku-5-5 (text), consensus claude-sonnet-5-5 (agreed), guards: pin_guards 0.1: passed. Pins are checked against the footprint pad set and their cited datasheet pages before publish.
  • CAD: KiCad official libraries (CC-BY-SA 4.0).

Datasheet PDF