Loads on click. Unloads only if this page sits in the background.

Symbol & Footprint

Schematic Symbol

Open full view ↗
Loads on click. Unloads only if this page sits in the background.

PCB Footprint

Open full view ↗
Loads on click. Unloads only if this page sits in the background.
Loads on click. Unloads only if this page sits in the background.
Download PDF
Contents

README

markdown

UC3825DWTR

Texas Instruments · AC-DC Controllers And Regulators · SOIC-16-300mil

UC3825DWTR from Texas Instruments, in a SOIC-16-300mil. Pinout and pin descriptions extracted from the manufacturer datasheet by ds2sf; symbol, footprint, and 3D from KiCad-official CAD.

Pinout

Pin Name Type Function
1 INV input Inverting input to the wide-bandwidth error amplifier (voltage feedback input); rated as an analog input from -0.3V to 7V absolute maximum, with 10-15mV input offset voltage and up to 3µA input bias current.
2 NI input Noninverting input to the error amplifier; rated as an analog input from -0.3V to 7V absolute maximum, used together with INV for closed-loop voltage/current-mode compensation.
3 E/A Out output Error amplifier output / PWM comparator input node; output current limited to 5mA absolute maximum, sink current 1-2.5mA, source current -0.5 to -1.3mA, output high 4.0-5.0V and output low 0-1.0V.
4 Clock output Oscillator clock output used for synchronizing multiple devices; output current limited to -5mA absolute maximum, with Clock-Out-High of 3.9-4.5V and Clock-Out-Low of 2.3-2.9V.
5 RT passive Oscillator timing-resistor pin that sets the oscillator charging current together with CT; rated as an analog input from -0.3V to 7V with oscillator charging current limited to -5mA absolute maximum.
6 CT passive Oscillator timing-capacitor pin whose external capacitor together with RT sets the oscillator frequency; rated as an analog input from -0.3V to 6V absolute maximum.
7 Ramp input PWM comparator ramp/current-sense input compared against the E/A Out signal; bias current -1 to -5µA, analog input range -0.3V to 6V, with 50-80ns delay to output.
8 Soft Start passive Soft-start / maximum duty-cycle clamp pin for an external timing capacitor; charge current 3-9-20µA, discharge current up to 1mA typical, and sink current limited to 20mA absolute maximum, analog voltage range -0.3V to 6V.
9 ILIM/SD input TTL-compatible current-limit and shutdown input; current-limit threshold 0.9-1.1V, shutdown threshold 1.25-1.55V, bias current up to 15µA (10µA UC3825), delay to output 50-80ns, analog voltage range -0.3V to 6V absolute maximum.
10 Gnd power_in Analog signal ground reference for the control circuitry, separate from the power output ground (Pwr Gnd) to minimize switching noise coupling.
11 Out A output High-current totem-pole output A capable of 1.5A peak source/sink; DC current limited to 0.5A and pulse current to 2.0A (0.5µs) absolute maximum, output low 0.25-2.2V and output high 12.0-13.5V depending on load, rise/fall time 30-60ns into 1nF.
12 Pwr Gnd power_in Power ground return for the high-current totem-pole output stages, kept separate from analog Gnd to reduce switching noise injection into the control circuitry.
13 VC power_in Supply voltage pin for the output totem-pole driver stages; absolute maximum rating of 30V, intended to be bypassed with a 0.1µF low-ESL ceramic capacitor close to the pin.
14 Out B output High-current totem-pole output B, identical ratings to Out A: 1.5A peak, 0.5A DC, 2.0A pulse (0.5µs) absolute maximum, with matching output-low/output-high and rise/fall-time specifications.
15 VCC power_in Main chip supply voltage input, absolute maximum 30V; under-voltage lockout start threshold 8.8-9.6V with 0.4-1.2V hysteresis, start-up current 1.1-2.5mA at VCC=8V, and operating supply current ICC of 22-33mA.
16 VREF power_out Precision 5.1V reference output (5.00-5.20V total variation for UC3825) rated for IO up to 10mA load regulation testing, with short-circuit current of -15 to -100mA; used to bias external circuitry and set UVLO thresholds.

Key specifications

Parameter Value
Manufacturer Texas Instruments
Package SOIC-16-300mil
Category Power Management (PMIC)
Pins 16

CAD (KiCad official)

  • Symbol: UC3825DWTR
  • Footprint: Package_SO:SOIC-16_3.9x9.9mm_P1.27mm
  • 3D model: SOIC-16-300mil (KiCad packages3D, STEP)
  • 3D model files: uc3825dwtr-etched.step / uc3825dwtr-etched.glb carry the MPN laser-etched on the die in a toggleable Adom.LaserEtch group (Fusion-ready); uc3825dwtr.step / uc3825dwtr.glb are the bare package body.

Provenance

Data extracted from the manufacturer datasheet, not a distributor listing:

  • Datasheet: Texas Instruments datasheet (23 pp, sha256 62f4a96c2122b13d, retrieved 2026-09-23, tier: lcsc)
  • Extractor: parts-factory 2.0.0 / extract_pins 0.2, primary claude-haiku-4-5-20251001 (text), consensus claude-sonnet-5 (agreed), guards: pin_guards 0.1: passed. Pins are checked against the footprint pad set and their cited datasheet pages before publish.
  • CAD: KiCad official libraries (CC-BY-SA 4.0).

Datasheet PDF