main
Download ZIP Propose a change
Generated by kicad-footprint-generator · KiCad file format 20260206
Name Last commit message Last updated
docs Publish 0.1.0 · Ray 4h ago
viewers uc2845ad8tr: viewers · Ray 4h ago
package.json Publish 0.1.0 · Ray 4h ago
page.json Set visibility: public · Ray 4h ago
README.md Initial commit: component/uc2845ad8tr · Ray 4h ago
uc2845ad8tr-etched.glb uc2845ad8tr: factory component page (tier=lcsc) · Ray 4h ago
uc2845ad8tr-etched.step uc2845ad8tr: factory component page (tier=lcsc) · Ray 4h ago
uc2845ad8tr-hero.glb Publish 0.1.0 · Ray 4h ago
uc2845ad8tr-hero.overlay.json Publish 0.1.0 · Ray 4h ago
uc2845ad8tr.glb Publish 0.1.0 · Ray 4h ago
uc2845ad8tr.kicad_mod Publish 0.1.0 · Ray 4h ago
uc2845ad8tr.kicad_sym Publish 0.1.0 · Ray 4h ago
uc2845ad8tr.lbr Publish 0.1.0 · Ray 4h ago
uc2845ad8tr.step Publish 0.1.0 · Ray 4h ago

UC2845AD8TR

Texas Instruments · AC-DC Controllers And Regulators · SOIC-8

UC2845AD8TR from Texas Instruments, in a SOIC-8. Pinout and pin descriptions extracted from the manufacturer datasheet (extract_pins, cross-checked by a second model); symbol, footprint, and 3D from KiCad-official CAD.

Pinout

Pin Name Type Function
1 COMP output Low-impedance 1MHz internal error amplifier output, also peak current limiting or PWM comparator input with 80dB open-loop gain (AVOL); maximum sink current 6mA, internally unprotected.
2 FB input Error amplifier input for controlling power converter voltage feedback loop to achieve stability.
3 ISENSE input Peak current limiting or PWM comparator input; when used with current sensing resistor, error amplifier output controls cycle-by-cycle peak current limiting of power system; maximum peak current sensing signal internally clamped to 1V.
4 RT/CT input Internal oscillator input, programmed with external timing resistor (RT) and timing capacitor (CT); recommended capacitor 470pF to 4.7nF, timing resistor 5kΩ to 100kΩ.
5 GND power_in Controller signal ground.
6 OUTPUT output 1A totem pole gate driver output; can source/sink up to 1A of gate driver current; gate driver resistor required to limit current.
7 VCC power_in Gate driver bias input; requires bypass capacitor with capacitance at least 10 times larger than main switch FET gate capacitance.
8 VREF power_in Reference voltage output of PWM controller; must supply current not exceeding 10mA during normal operation; short-circuit protected at approximately 100mA; requires 1µF high-frequency bypass capacitor and VCC capacitor at least 10 times larger than VREF capacitor.

Key specifications

Parameter Value
Manufacturer Texas Instruments
Package SOIC-8
Category Power Management (PMIC)
Pins 8

CAD (KiCad official)

  • Symbol: UC2845AD8TR
  • Footprint: Package_SO:SOIC-8_3.9x4.9mm_P1.27mm
  • 3D model: SOIC-8 (KiCad packages3D, STEP)
  • 3D model files: uc2845ad8tr-etched.step / uc2845ad8tr-etched.glb carry the MPN laser-etched on the die in a toggleable Adom.LaserEtch group (Fusion-ready); uc2845ad8tr.step / uc2845ad8tr.glb are the bare package body.

Provenance

Data extracted from the manufacturer datasheet, not a distributor listing:

  • Datasheet: Texas Instruments datasheet (54 pp, sha256 1f5ad8805f414728, retrieved 2026-10-07, tier: lcsc)
  • Datasheet language: Chinese. Pin names, descriptions, and specs on this page were extracted and translated to English by ds2sf; the linked PDF is the manufacturer original.
  • Extractor: parts-factory 2.0.0 / extract_pins 0.3, primary claude-haiku-4-5-20251001 (text), consensus claude-sonnet-5-5 (agreed), guards: pin_guards 0.1: passed. Pins are checked against the footprint pad set and their cited datasheet pages before publish.
  • CAD: KiCad official libraries (CC-BY-SA 4.0).

Datasheet PDF