Loads on click. Unloads only if this page sits in the background.

Symbol & Footprint

Schematic Symbol

Open full view ↗
Loads on click. Unloads only if this page sits in the background.

PCB Footprint

Open full view ↗
Loads on click. Unloads only if this page sits in the background.
Loads on click. Unloads only if this page sits in the background.
Download PDF
Contents

README

markdown

UC2844D8TR

Texas Instruments · AC-DC Controllers And Regulators · SOIC-8

UC2844D8TR from Texas Instruments, in a SOIC-8. Pinout and pin descriptions extracted from the manufacturer datasheet by ds2sf; symbol, footprint, and 3D from KiCad-official CAD.

Pinout

Pin Name Type Function
1 COMP output Error amplifier compensation pin connected to external compensation network for feedback loop frequency compensation; internal current limiting allows forcing COMP to GROUND to command zero duty cycle.
2 VFB input Inverting input of internal error amplifier receiving output voltage feedback signal to establish closed-loop regulation of power converter output voltage.
3 ISENSE input Primary current sensing input to PWM comparator receiving sense resistor voltage to program peak primary current limit and enable slope compensation.
4 RT/CT bidirectional Oscillator timing pin for setting switching frequency up to 500kHz by connecting external timing resistor (minimum 5kΩ) from VREF and capacitor to GROUND per formula fOSC = 1.72/(RRT × CCT).
5 GROUND power_in Analog ground serving as both power return and signal reference for packages without separate PWRGND pin.
6 OUTPUT output Totem-pole gate driver output providing ±1A peak current to directly drive external MOSFET gate, actively held low when VCC is below UVLO turn-on threshold.
7 VCC power_in Analog supply input powering IC and gate driver circuits with total current equal to quiescent current plus output driver current (Qg × fSW), requiring 0.1µF bypass capacitor.
8 VREF power_out Internal 5V reference voltage output (±2% tolerance) providing biasing current to oscillator timing resistor and reference inputs for comparators, requiring 0.1µF minimum ceramic bypass to ground.

Key specifications

Parameter Value
Manufacturer Texas Instruments
Package SOIC-8
Category Power Management (PMIC)
Pins 8

CAD (KiCad official)

  • Symbol: UC2844D8TR
  • Footprint: Package_SO:SOIC-8_3.9x4.9mm_P1.27mm
  • 3D model: SOIC-8 (KiCad packages3D, STEP)
  • 3D model files: uc2844d8tr-etched.step / uc2844d8tr-etched.glb carry the MPN laser-etched on the die in a toggleable Adom.LaserEtch group (Fusion-ready); uc2844d8tr.step / uc2844d8tr.glb are the bare package body.

Provenance

Data extracted from the manufacturer datasheet, not a distributor listing:

  • Datasheet: Texas Instruments datasheet (61 pp, sha256 0f875fd24cbb5fda, retrieved 2026-09-23, tier: lcsc)
  • Datasheet language: Chinese. Pin names, descriptions, and specs on this page were extracted and translated to English by ds2sf; the linked PDF is the manufacturer original.
  • Extractor: parts-factory 2.0.0 / extract_pins 0.2, primary claude-haiku-4-5-20251001 (text), consensus claude-sonnet-5 (agreed), guards: pin_guards 0.1: passed. Pins are checked against the footprint pad set and their cited datasheet pages before publish.
  • CAD: KiCad official libraries (CC-BY-SA 4.0).

Datasheet PDF