component
UC2844AN
Public Made by Adomby adom
Texas Instruments AC-DC Controllers And Regulators, DIP-8. Pinout cross-checked by two models against the datasheet, KiCad symbol/footprint/3D.
← Commit history
README.mdadded+45@@ -0,0 +1,45 @@+# UC2844AN++**Texas Instruments** · AC-DC Controllers And Regulators · DIP-8++UC2844AN from Texas Instruments, in a DIP-8. Pinout and pin descriptions extracted from the manufacturer datasheet (extract_pins, cross-checked by a second model); symbol, footprint, and 3D from KiCad-official CAD.++## Pinout++| Pin | Name | Type | Function |+|---|---|---|---|+| 1 | COMP | output | Low-impedance 1MHz internal error amplifier output (open-loop gain AVOL 80dB), also feeding the peak current limit/PWM comparator; it can sink a maximum of 6mA and is not internally current-limited. |+| 2 | FB | input | Error amplifier input used to close the power converter voltage feedback loop and set its stability. |+| 3 | ISENSE | input | Input to the peak current limit / PWM comparator, where the maximum peak current sense signal is internally clamped to 1V. |+| 4 | RT/CT | input | Internal oscillator timing input programmed with external timing resistor RT and timing capacitor CT; TI recommends CT of 470pF to 4.7nF and RT of 5kΩ to 100kΩ. |+| 5 | GND | power_in | Controller signal ground. |+| 6 | OUTPUT | output | 1A totem-pole gate driver output that can source and sink up to 1A, and a gate driver resistor must be used to limit the gate drive current. |+| 7 | VCC | power_in | Gate driver bias supply input (absolute maximum 30V, recommended minimum 11V) that requires a bias capacitor at least 10 times the gate capacitance of the main switching FET. |+| 8 | VREF | power_out | PWM controller reference voltage output that must supply no more than 10mA in normal operation, is short-circuit protected at about 100mA, and needs a 1µF high-frequency bypass capacitor. |++## Key specifications++| Parameter | Value |+|---|---|+| Manufacturer | Texas Instruments |+| Package | DIP-8 |+| Category | Power Management (PMIC) |+| Pins | 8 |++## CAD (KiCad official)++- Symbol: `UC2844AN`+- Footprint: `Package_DIP:DIP-8_W7.62mm`+- 3D model: DIP-8 (KiCad packages3D, STEP)+- 3D model files: `uc2844an-etched.step` / `uc2844an-etched.glb` carry the MPN laser-etched on the die in a toggleable `Adom.LaserEtch` group (Fusion-ready); `uc2844an.step` / `uc2844an.glb` are the bare package body.++## Provenance++Data extracted from the manufacturer datasheet, not a distributor listing:++- **Datasheet:** [Texas Instruments datasheet](https://www.ti.com/cn/lit/gpn/uc2844a) (54 pp, sha256 `1f5ad8805f414728`, retrieved 2026-10-08, tier: lcsc)+- **Datasheet language:** Chinese. Pin names, descriptions, and specs on this page were extracted and translated to English by ds2sf; the linked PDF is the manufacturer original.+- **Extractor:** parts-factory `2.0.0` / `extract_pins 0.3`, primary `claude-haiku-5-5` (text), consensus `claude-sonnet-5-5` (agreed), guards: pin_guards 0.1: passed. Pins are checked against the footprint pad set and their cited datasheet pages before publish.+- **CAD:** KiCad official libraries (CC-BY-SA 4.0).++[Datasheet PDF](docs/uc2844an-datasheet.pdf)
page.jsonadded+200@@ -0,0 +1,200 @@+{+ "slug": "uc2844an",+ "version": "0.1.0",+ "type": "component",+ "description": "Texas Instruments AC-DC Controllers And Regulators, DIP-8. Pinout cross-checked by two models against the datasheet, KiCad symbol/footprint/3D.",+ "tags": [+ "component",+ "power management (pmic)",+ "uc2844an",+ "factory-2.0.0",+ "extractor-text"+ ],+ "dependencies": {},+ "hero": {+ "type": "image",+ "path": "docs/hero.png"+ },+ "files": [+ "page.json",+ "README.md",+ "uc2844an.kicad_sym",+ "uc2844an.kicad_mod",+ "uc2844an.glb",+ "uc2844an.step",+ "uc2844an.lbr",+ "docs/hero.png",+ "docs/uc2844an-datasheet.pdf",+ "viewers/symbol.html",+ "viewers/footprint.html",+ "uc2844an-hero.glb",+ "uc2844an-hero.overlay.json"+ ],+ "component": {+ "mpn": "UC2844AN",+ "manufacturer": "Texas Instruments",+ "package": "DIP-8",+ "pin_count": 8,+ "category": "Power Management (PMIC)",+ "subcategory": "AC-DC Controllers And Regulators",+ "datasheet": "https://www.ti.com/cn/lit/gpn/uc2844a",+ "parts": {+ "symbol": "uc2844an.kicad_sym",+ "footprint": "uc2844an.kicad_mod",+ "model_3d": "uc2844an-hero.glb",+ "model_3d_plain": "uc2844an.glb",+ "model_3d_step": "uc2844an-etched.step",+ "model_3d_step_plain": "uc2844an.step",+ "lbr": "uc2844an.lbr"+ },+ "distributor_links": {+ "lcsc": "C111740",+ "digikey": "296-11183-5-ND",+ "mouser": "595-UC2844AN"+ },+ "distributor_check": {+ "checked_at": "2026-10-08T05:29:05Z",+ "source": "Component Ocean /api/assign-pns",+ "digikey": {+ "pn": "296-11183-5-ND",+ "status": "found",+ "lifecycle": "Active"+ },+ "mouser": {+ "pn": "595-UC2844AN",+ "status": "found"+ }+ },+ "pins": [+ {+ "number": "1",+ "name": "COMP",+ "type": "output",+ "description": "Low-impedance 1MHz internal error amplifier output (open-loop gain AVOL 80dB), also feeding the peak current limit/PWM comparator; it can sink a maximum of 6mA and is not internally current-limited."+ },+ {+ "number": "2",+ "name": "FB",+ "type": "input",+ "description": "Error amplifier input used to close the power converter voltage feedback loop and set its stability."+ },+ {+ "number": "3",+ "name": "ISENSE",+ "type": "input",+ "description": "Input to the peak current limit / PWM comparator, where the maximum peak current sense signal is internally clamped to 1V."+ },+ {+ "number": "4",+ "name": "RT/CT",+ "type": "input",+ "description": "Internal oscillator timing input programmed with external timing resistor RT and timing capacitor CT; TI recommends CT of 470pF to 4.7nF and RT of 5kΩ to 100kΩ."+ },+ {+ "number": "5",+ "name": "GND",+ "type": "power_in",+ "description": "Controller signal ground."+ },+ {+ "number": "6",+ "name": "OUTPUT",+ "type": "output",+ "description": "1A totem-pole gate driver output that can source and sink up to 1A, and a gate driver resistor must be used to limit the gate drive current."+ },+ {+ "number": "7",+ "name": "VCC",+ "type": "power_in",+ "description": "Gate driver bias supply input (absolute maximum 30V, recommended minimum 11V) that requires a bias capacitor at least 10 times the gate capacitance of the main switching FET."+ },+ {+ "number": "8",+ "name": "VREF",+ "type": "power_out",+ "description": "PWM controller reference voltage output that must supply no more than 10mA in normal operation, is short-circuit protected at about 100mA, and needs a 1µF high-frequency bypass capacitor."+ }+ ],+ "provenance": {+ "extractor": "extract_pins 0.3",+ "factory_chain": {+ "factory": "2.0.0",+ "extractor": "extract_pins 0.3",+ "primary_model": "claude-haiku-5-5",+ "primary_mode": "text",+ "consensus_model": "claude-sonnet-5-5",+ "consensus": "agreed",+ "guards": "pin_guards 0.1: passed",+ "guard_notes": [+ "extractor flagged: The datasheet's pin table labels VCC as 'I' and VREF as 'O'; I mapped them to KiCad power_in and pow; The datasheet covers the UC2842A/2843A/2844A/2845A family in one document. The pinout applies to the"+ ],+ "pages_sent": 27,+ "cost_usd": 0.1375,+ "at": "2026-10-08T05:28:51"+ },+ "datasheet": {+ "url": "https://www.ti.com/cn/lit/gpn/uc2844a",+ "pages": 54,+ "sha256": "1f5ad8805f414728",+ "source_tier": "lcsc"+ },+ "cad": "KiCad official (CC-BY-SA 4.0)",+ "pins": {+ "total": 8,+ "described": 8,+ "cites_pages": true,+ "refuses_to_fabricate": true+ }+ },+ "viewers": {+ "symbol": "viewers/symbol.html",+ "footprint": "viewers/footprint.html"+ },+ "models_3d": [+ {+ "file": "uc2844an.step",+ "role": "plain",+ "up": "Z",+ "units": "mm",+ "origin": "footprint origin = pad-pattern centre",+ "seat": "body on z = 0, through-hole leads below",+ "extents_mm": [+ 7.874,+ 9.27,+ 6.98+ ],+ "zmin_mm": -3.3,+ "centre_offset_mm": 0,+ "footprint_binding": "identity",+ "sha256": "4a377a56a8d9e9c0b86c095ef9ecc1869ac19e7f5069a3247b294250bf4f235d",+ "checked": "2026-10-08",+ "checked_by": "factory/step_pose.py (Z-up, origin, seat, binding)"+ },+ {+ "file": "uc2844an-etched.step",+ "role": "eda",+ "up": "Z",+ "units": "mm",+ "origin": "footprint origin = pad-pattern centre",+ "seat": "body on z = 0, through-hole leads below",+ "extents_mm": [+ 7.874,+ 9.27,+ 6.98+ ],+ "zmin_mm": -3.3,+ "centre_offset_mm": 0,+ "footprint_binding": "identity",+ "sha256": "6a1361f8abf3a3554430275086b1b2f729d25d96305b6ec8cacdc41838b9fcee",+ "checked": "2026-10-08",+ "checked_by": "factory/step_pose.py (Z-up, origin, seat, binding)"+ }+ ]+ },+ "visibility": "public",+ "org": "adom",+ "author": {+ "name": "Ray",+ "email": "[email protected]"+ }+}