component
UC2842DRG
Public Made by Adomby adom
HANSCHIP semiconductor AC-DC Controllers And Regulators, SOP-8. Pinout cross-checked by two models against the datasheet, KiCad symbol/footprint/3D.
3D Model
Open in new tab ↗
Loads when you scroll to it. Unloads after 5 minutes in the background.
Symbol & Footprint
Schematic Symbol
Open full view ↗Loads when you scroll to it. Unloads after 5 minutes in the background.
PCB Footprint
Open full view ↗Loads when you scroll to it. Unloads after 5 minutes in the background.
Datasheet
Open in new tab ↗Loads when you scroll to it. Unloads after 5 minutes in the background.
README
markdownUC2842DRG
HANSCHIP semiconductor · AC-DC Controllers And Regulators · SOP-8
UC2842DRG from HANSCHIP semiconductor, in a SOP-8. Pinout and pin descriptions extracted from the manufacturer datasheet (extract_pins, cross-checked by a second model); symbol, footprint, and 3D from KiCad-official CAD.
Pinout
| Pin | Name | Type | Function |
|---|---|---|---|
| 1 | COMP | output | This pin is the Error Amplifier output and is made for loop compensation, with the Error Amp output sink current rated at 10 mA maximum in the absolute maximum ratings. |
| 2 | VFB | input | This is the inverting input of the Error Amplifier, normally connected to the switching power supply output through a resistor divider, with analog inputs pins 2 and 3 rated from -0.3 V to 5.5 V. |
| 3 | ISENSE | input | A voltage proportional to inductor current is connected to this input, which the PWM uses to terminate the output switch conduction, with analog inputs pins 2 and 3 rated from -0.3 V to 5.5 V. |
| 4 | RT/CT | passive | The oscillator frequency and maximum output duty cycle are programmed by connecting resistor RT to Vref and capacitor CT to ground. |
| 5 | GROUND | power_in | This pin is the combined control circuitry and power ground. |
| 6 | OUTPUT | output | This output directly drives the gate of a power MOSFET, sourcing and sinking peak currents up to 1 A. |
| 7 | VCC | power_in | This pin is the positive supply of the integrated circuit, with the supply voltage rated at 30 V maximum (low impedance source) in the absolute maximum ratings. |
| 8 | Vref | power_out | This is the reference output, providing charging current for capacitor CT through resistor RT, with a 5.0 V nominal reference output voltage (4.9 V to 5.1 V) at TJ = 25°C and IREF = 1 mA. |
Key specifications
| Parameter | Value |
|---|---|
| Manufacturer | HANSCHIP semiconductor |
| Package | SOP-8 |
| Category | Power Management (PMIC) |
| Pins | 8 |
Electrical characteristics
Limits as printed in the datasheet (page.json metadata.characteristics carries them as data).
| Parameter | Symbol | Min | Typ | Max | Unit | Conditions | Page |
|---|---|---|---|---|---|---|---|
| Reference Output Voltage | VREF | 4.9 | 5 | 5.1 | V | TJ = 25°C, IREF = 1 mA | 3 |
| Short Circuit Output Current | ISC | -180 | -100 | mA | TA = 25°C | 3 | |
| Line Regulation | VREF | 6 | 20 | mV | 12V ≤ VCC ≤ 25 V | 3 | |
| Load Regulation | VREF | 6 | 25 | mV | 1 mA ≤ IREF ≤ 20mA | 3 | |
| Oscillation Frequency | f | 47 | 52 | 57 | KHz | TJ = 25°C | 3 |
| Frequency Change with Voltage | f/VCC | 0.05 | 1 | % | 12V ≤ VCC ≤ 25 V | 3 | |
| Input Bias Current (E.A.) | IBIAS | -0.1 | -2 | µA | VFB = 3V | 3 | |
| Input Voltage (E.A.) | VI(E.A) | 2.42 | 2.5 | 2.58 | V | Vpin1 = 2.5V | 3 |
| Open Loop Voltage Gain | AVOL | 65 | 90 | dB | 2V ≤ V0 ≤ 4V | 3 | |
| Unity Gain Bandwidth | UGBW | 0.5 | 0.6 | MHz | Tj = 25°C, Note 3 | 3 | |
| Power Supply Rejection Ratio | PSRR | 60 | 70 | dB | 12V ≤ VCC ≤ 25 V | 3 | |
| Output Sink Current | ISINK | 2 | 7 | mA | Vpin2 = 2.7V, Vpin1 = 1.1V | 3 | |
| Output Source Current | ISOURCE | -0.5 | -1 | mA | Vpin2 = 2.3V, Vpin1 = 5V | 3 | |
| High Output Voltage (E.A.) | VOH | 5 | 6 | V | Vpin2 = 2.3V, RL = 15K to GND | 3 | |
| Low Output Voltage (E.A.) | VOL | 0.8 | 1.1 | V | Vpin2 = 2.7V, RL = 15K to PIN 8 | 3 | |
| Gain | GV | 2.85 | 3 | 3.15 | V/V | Note 1 & 2 | 3 |
| Maximum Input Signal | VI(MAX) | 0.9 | 1 | 1.1 | V | Vpin1 = 5V (Note 1) | 3 |
| Input Bias Current (Current Sense) | IBIAS | -3 | -10 | µA | Vpin3 = 3V | 3 | |
| Low Output Voltage (ISINK = 20 mA) | VOL | 0.08 | 0.4 | V | ISINK = 20 mA | 3 | |
| Low Output Voltage (ISINK = 200 mA) | VOL | 1.4 | 2.2 | V | ISINK = 200 mA | 3 | |
| High Output Voltage (ISINK = 20 mA) | VOH | 13 | 13.5 | V | ISINK = 20 mA | 3 | |
| High Output Voltage (ISINK = 200 mA) | VOH | 12 | 13 | V | ISINK = 200 mA | 3 | |
| Rise Time | tR | 45 | 150 | nS | TJ = 25℃, CL = 1nF (Note 3) | 3 | |
| Fall Time | tF | 35 | 150 | nS | TJ = 25℃, CL = 1nF (Note 3) | 3 | |
| Start Threshold (UC2842/44) | VTH(ST) | 14.5 | 16 | 17.5 | V | UC2842/44, UC3842/44 | 3 |
| Min. Operating Voltage after Turn On (UC2842/44) | VOPR(min) | 8.5 | 10 | 11.5 | V | UC2842/44, UC3842/44 | 3 |
| Max. Duty Cycle (UC2842/43) | D(MAX) | 95 | 97 | 100 | % | UC2842/43, UC3842/43 | 3 |
| Min. Duty Cycle | D(MIN) | 0 | % | 3 | |||
| Start Up Current | IST | 0.17 | 0.3 | mA | 3 | ||
| Operating Supply Current | ICC(OPR) | 13 | 17 | mA | Vpin3 = Vpin2 = 0V | 3 | |
| Zener Voltage | VZ | 30 | 38 | V | ICC = 25 mA | 3 | |
| Oscillator Amplitude (peak to peak) | V(OSC) | 1.6 | V | 3 | |||
| Supply Voltage Rejection | SVR | 70 | dB | 12V ≤ VCC ≤ 25 V (Note 1) | 3 | ||
| Supply Voltage (low impedance source) | VCC | 30 | V | Low impedance source | 2 | ||
| Output Current | IO | 1 | A | 2 | |||
| Input Voltage (Analog Inputs pins 2,3) | VI | -0.3 | 5.5 | V | Analog inputs pins 2, 3 | 2 | |
| Error Amp Output Sink Current | ISINK(E.A) | 10 | mA | 2 | |||
| Power Dissipation | PO | 1 | W | TA = 25°C | 2 | ||
| Storage Temperature Range | Tstg | -65 | 150 | ℃ | 2 | ||
| Lead Temperature (Soldering) | TL | 245 | ℃ | 10 seconds | 2 | ||
| Operating Ambient Temperature (UC2842) | TA | -40 | 85 | ℃ | Characterized operating range for UC2842/44/45 per Description | 1 |
CAD (KiCad official)
- Symbol:
UC2842DRG - Footprint:
Package_SO:SOIC-8_3.9x4.9mm_P1.27mm - 3D model: SOP-8 (KiCad packages3D, STEP)
- 3D model files:
uc2842drg-etched.step/uc2842drg-etched.glbcarry the MPN laser-etched on the die in a toggleableAdom.LaserEtchgroup (Fusion-ready);uc2842drg.step/uc2842drg.glbare the bare package body.
Provenance
Data extracted from the manufacturer datasheet, not a distributor listing:
- Datasheet: HANSCHIP semiconductor datasheet (12 pp, sha256
451499878a8b1494, retrieved 2026-10-18, tier: lcsc) - Extractor: parts-factory
2.0.0/extract_pins 0.3, primaryclaude-haiku-5-5(text), consensusclaude-sonnet-5-5(agreed), guards: pin_guards 0.1: passed. Pins are checked against the footprint pad set and their cited datasheet pages before publish. - CAD: KiCad official libraries (CC-BY-SA 4.0).