Overview Files Discover Packages Releases Dependencies Issues Breadcrumbs Pull Requests Activity

3D Model

Open in new tab ↗

Loads on click. Unloads only if this page sits in the background.

Symbol & Footprint

Schematic Symbol

Open full view ↗

Loads on click. Unloads only if this page sits in the background.

PCB Footprint

Open full view ↗

Loads on click. Unloads only if this page sits in the background.

Datasheet

Open in new tab ↗

Loads on click. Unloads only if this page sits in the background.

Download PDF

Contents

Pinout
Key specifications
CAD (KiCad official)
Provenance

README

markdown

UC2825AMDWREP

Texas Instruments · DC-DC Converters · SOIC-16-300mil

UC2825AMDWREP from Texas Instruments, in a SOIC-16-300mil. Pinout and pin descriptions extracted from the manufacturer datasheet (extract_pins, cross-checked by a second model); symbol, footprint, and 3D from KiCad-official CAD.

Pinout

Pin	Name	Type	Function
1	INV	input	Inverting input to the error amplifier.
2	NI	input	Noninverting input to the error amplifier.
3	EAOUT	output	Output of the error amplifier, used for loop compensation.
4	CLK/LEB	output	Buffered output of the internal oscillator that also sets the leading-edge blanking period through an external capacitor, with clock output current rated to -5 mA.
5	RT	input	Timing resistor connection for oscillator frequency programming, with recommended values from 1 kΩ to 100 kΩ.
6	CT	input	Timing capacitor connection for oscillator frequency programming, which should be connected to device ground with minimal trace length.
7	RAMP	input	Noninverting input to the PWM comparator with 1.25-V internal offset, serving as feed-forward input in voltage-mode operation or slope-compensation input in peak current mode.
8	SS	input	Soft-start pin that also acts as the maximum duty cycle clamp, with soft-start sink current rated to 20 mA.
9	ILIM	input	Input to the current-limit comparator, which terminates the pulse above the 1-V threshold after blanking and sets the fault latch above 1.2 V.
10	GND	power_in	Analog ground return for the control circuitry.
11	OUTA	output	High-current totem-pole output A of the on-chip drive stage, rated 0.5 A DC and 2.2 A pulse (0.5 ms) source or sink.
12	PGND	power_in	Ground return for the output driver stage, which should be kept separate from analog ground and is rated ±0.2 V.
13	VC	power_in	Power supply for the output stage, rated to 22 V absolute maximum and to be bypassed with a low-ESL ceramic capacitor placed with minimal trace length.
14	OUTB	output	High-current totem-pole output B of the on-chip drive stage, rated 0.5 A DC and 2.2 A pulse (0.5 ms) source or sink.
15	VCC	power_in	Power supply for the device, rated to 22 V absolute maximum and to be bypassed with a low-ESL ceramic capacitor placed with minimal trace length.
16	VREF	power_out	5.1-V reference output, which should be bypassed with a low-ESL ceramic capacitor placed with minimal trace length to the ground plane.

Key specifications

Parameter	Value
Manufacturer	Texas Instruments
Package	SOIC-16-300mil
Category	Power Management (PMIC)
Pins	16

CAD (KiCad official)

Symbol: UC2825AMDWREP
Footprint: Package_SO:SOIC-16_3.9x9.9mm_P1.27mm
3D model: SOIC-16-300mil (KiCad packages3D, STEP)
3D model files: uc2825amdwrep-etched.step / uc2825amdwrep-etched.glb carry the MPN laser-etched on the die in a toggleable Adom.LaserEtch group (Fusion-ready); uc2825amdwrep.step / uc2825amdwrep.glb are the bare package body.

Provenance

Data extracted from the manufacturer datasheet, not a distributor listing:

Datasheet: Texas Instruments datasheet (23 pp, sha256 e4dae8b70863cbf0, retrieved 2026-10-07, tier: lcsc)
Extractor: parts-factory 2.0.0 / extract_pins 0.3, primary claude-haiku-5-5 (text), consensus claude-sonnet-5-5 (agreed), guards: pin_guards 0.1: passed. Pins are checked against the footprint pad set and their cited datasheet pages before publish.
CAD: KiCad official libraries (CC-BY-SA 4.0).

Datasheet PDF