component
UA741CDTR
Public Made by Adomby adom
XBLW Operational Amplifier, SOP-8. Pinout cross-checked by two models against the datasheet, KiCad symbol/footprint/3D.
3D Model
Open in new tab ↗
Loads when you scroll to it. Unloads after 5 minutes in the background.
Symbol & Footprint
Schematic Symbol
Open full view ↗Loads when you scroll to it. Unloads after 5 minutes in the background.
PCB Footprint
Open full view ↗Loads when you scroll to it. Unloads after 5 minutes in the background.
Datasheet
Open in new tab ↗Loads when you scroll to it. Unloads after 5 minutes in the background.
README
markdownUA741CDTR
XBLW · Operational Amplifier · SOP-8
UA741CDTR from XBLW, in a SOP-8. Pinout and pin descriptions extracted from the manufacturer datasheet (extract_pins, cross-checked by a second model); symbol, footprint, and 3D from KiCad-official CAD.
Pinout
| Pin | Name | Type | Function |
|---|---|---|---|
| 1 | OFFSET NULL | input | Offset null pin used to eliminate the offset voltage and balance the input voltages. |
| 2 | INVERTING INPUT | input | Inverting signal input; the closed-loop gain is set by the feedback and input resistors connected to this pin. |
| 3 | NONINVERTING INPUT | input | Noninverting signal input, where the signal is applied in the noninverting amplifier application circuit. |
| 4 | V- | power_in | Negative supply voltage; the absolute maximum supply voltage is ±22 V and the datasheet characterizes the device at ±15 V. |
| 5 | OFFSET NULL | input | Offset null pin used to eliminate the offset voltage and balance the input voltages. |
| 6 | OUTPUT | output | Amplified signal output; the output short circuit duration is specified as continuous. |
| 7 | V+ | power_in | Positive supply voltage; the absolute maximum supply voltage is ±22 V and the datasheet characterizes the device at ±15 V. |
| 8 | NC | unconnected | No connect; should be left floating. |
Key specifications
| Parameter | Value |
|---|---|
| Manufacturer | XBLW |
| Package | SOP-8 |
| Category | Amplifiers/Comparators |
| Pins | 8 |
Electrical characteristics
Limits as printed in the datasheet (page.json metadata.characteristics carries them as data).
| Parameter | Symbol | Min | Typ | Max | Unit | Conditions | Page |
|---|---|---|---|---|---|---|---|
| Supply voltage | -22 | 22 | V | 3 | |||
| Power dissipation | 500 | mW | 3 | ||||
| Differential input voltage | -30 | 30 | V | 3 | |||
| Input voltage | -15 | 15 | V | 3 | |||
| Operating temperature | 0 | 70 | ℃ | 3 | |||
| Junction temperature | 150 | ℃ | 3 | ||||
| Storage temperature | Tstg | -65 | 150 | ℃ | 3 | ||
| Input offset voltage | 2 | 6 | mV | RS≤10KΩ TA=25℃ | 4 | ||
| Input offset voltage | 7.5 | mV | TAMIN≤TA≤TAMAX | 4 | |||
| Input offset voltage adjustment range | -15 | 15 | mV | TA=25℃,VS=±20V | 4 | ||
| Input offset current | 20 | 200 | nA | TA=25℃ | 4 | ||
| Input offset current | 300 | nA | TAMIN≤TA≤TAMAX | 4 | |||
| Input bias current | 80 | 500 | nA | TA=25℃ | 4 | ||
| Input bias current | 0.8 | μA | TAMIN≤TA≤TAMAX | 4 | |||
| Input resistance | 0.3 | 2 | MΩ | TA=25℃,VS=±20V | 4 | ||
| Input voltage range | -12 | 13 | V | TA=25℃ | 4 | ||
| Large signal voltage gain | 20 | 200 | V/mV | VS=±15V,VO=±10V, RL≥2KΩ TA=25℃ | 4 | ||
| Large signal voltage gain | 15 | V/mV | TAMIN≤TA≤TAMAX | 4 | |||
| Output voltage swing | -12 | 14 | V | VS=±15V RL≥10KΩ | 4 | ||
| Output voltage swing | -10 | 13 | V | RL≥2KΩ | 4 | ||
| Common-mode rejection ratio | 70 | 90 | dB | RS≤10KΩ ,VCM= ±12V,TAMIN≤TA≤TAMAX | 4 | ||
| Supply voltage rejection ratio | 77 | 96 | dB | VS=±20V to VS=±5V,RS≤10Ω , TAMIN≤TA≤TAMAX | 4 | ||
| Supply current | 1.7 | 2.8 | mA | TA=25℃ | 4 | ||
| Power consumption | 50 | 85 | mW | VS=±15V,TA=25℃ | 4 | ||
| Output short circuit current | 25 | mA | TA=25℃ | 4 | |||
| Rise time | 0.3 | μs | TA=25℃,unity gain | 4 | |||
| Overshoot | 5 | % | 4 | ||||
| Slew rate | 0.5 | V/μs | TA=25℃,unity gain | 4 |
CAD (KiCad official)
- Symbol:
UA741CDTR - Footprint:
Package_SO:SOIC-8_3.9x4.9mm_P1.27mm - 3D model: SOP-8 (KiCad packages3D, STEP)
- 3D model files:
ua741cdtr-etched.step/ua741cdtr-etched.glbcarry the MPN laser-etched on the die in a toggleableAdom.LaserEtchgroup (Fusion-ready);ua741cdtr.step/ua741cdtr.glbare the bare package body.
Provenance
Data extracted from the manufacturer datasheet, not a distributor listing:
- Datasheet: XBLW datasheet (8 pp, sha256
5ca53e0f58967e8c, retrieved 2026-10-18, tier: lcsc) - Extractor: parts-factory
2.0.0/extract_pins 0.3, primaryclaude-haiku-5-5(text), consensusclaude-sonnet-5-5(agreed), guards: pin_guards 0.1: passed. Pins are checked against the footprint pad set and their cited datasheet pages before publish. - CAD: KiCad official libraries (CC-BY-SA 4.0).