main
Download ZIP Propose a change
Generated by kicad-footprint-generator · KiCad file format 20260206
Name Last commit message Last updated
docs Publish 0.1.0 · Ray 2d ago
viewers ua733cnsr: viewers · Ray 2d ago
package.json Publish 0.1.0 · Ray 2d ago
page.json Set visibility: public · Ray 2d ago
README.md Publish 0.1.0 · Ray 2d ago
ua733cnsr-etched.glb Publish 0.1.0 · Ray 2d ago
ua733cnsr-etched.step ua733cnsr: factory component page (tier=mfr) · Ray 2d ago
ua733cnsr-hero.glb ua733cnsr: hero GLB from the etched model (keeps the MPN mark) · Ray 2d ago
ua733cnsr-hero.overlay.json Publish 0.1.0 · Ray 2d ago
ua733cnsr.glb Publish 0.1.0 · Ray 2d ago
ua733cnsr.kicad_mod Publish 0.1.0 · Ray 2d ago
ua733cnsr.kicad_sym Publish 0.1.0 · Ray 2d ago
ua733cnsr.lbr Publish 0.1.0 · Ray 2d ago
ua733cnsr.step Publish 0.1.0 · Ray 2d ago
verification.json Verified: Published by the parts factory: tier mfr, 14 pins · Ray 2d ago

UA733CNSR

Texas Instruments · Operational Amplifier · SOIC-14-208mil

UA733CNSR from Texas Instruments, in a SOIC-14-208mil. Pinout and pin descriptions extracted from the manufacturer datasheet (extract_pins, cross-checked by a second model); symbol, footprint, and 3D from KiCad-official CAD.

Pinout

Pin Name Type Function
1 IN+ input Non-inverting differential input of the video amplifier, with a differential input voltage limit of ±5 V and a common-mode input voltage limit of ±6 V.
2 NC unconnected No internal connection.
3 GAIN ADJ 2A passive Gain-adjust pin 2A; connecting it to pin 2B (with 1A/1B open) selects the nominal gain of 100 V/V (gain option 2).
4 GAIN ADJ 1A passive Gain-adjust pin 1A; connecting it to pin 1B (with 2A/2B open) selects the nominal gain of 400 V/V (gain option 1), or a resistor between 1A and 1B adjusts gain from 10 V/V to 400 V/V.
5 VCC− power_in Negative supply voltage, absolute maximum -8 V with respect to the midpoint between VCC+ and VCC−.
6 NC unconnected No internal connection.
7 OUT+ output Non-inverting emitter-follower differential output, able to drive capacitive loads, with output current limited to 10 mA maximum.
8 OUT− output Inverting emitter-follower differential output, able to drive capacitive loads, with output current limited to 10 mA maximum.
9 NC unconnected No internal connection.
10 VCC+ power_in Positive supply voltage, absolute maximum 8 V with respect to the midpoint between VCC+ and VCC−.
11 GAIN ADJ 1B passive Gain-adjust pin 1B; connect to pin 1A to select the nominal gain of 400 V/V (gain option 1), or connect an external resistor between 1A and 1B to adjust gain from 10 V/V to 400 V/V.
12 GAIN ADJ 2B passive Gain-adjust pin 2B; connecting it to pin 2A (with 1A/1B open) selects the nominal gain of 100 V/V (gain option 2).
13 NC unconnected No internal connection.
14 IN− input Inverting differential input of the video amplifier, with a differential input voltage limit of ±5 V and a common-mode input voltage limit of ±6 V.

Key specifications

Parameter Value
Manufacturer Texas Instruments
Package SOIC-14-208mil
Category Amplifiers
Pins 14

Electrical characteristics

Limits as printed in the datasheet (page.json metadata.characteristics carries them as data).

Parameter Symbol Min Typ Max Unit Conditions Page
Supply voltage VCC+ VCC+ 8 V Note 1, A733C 3
Supply voltage VCC- VCC- -8 V Note 1, A733C 3
Differential input voltage -5 5 V 3
Common-mode input voltage -6 6 V 3
Output current 10 mA 3
Package thermal impedance (NS package) θJA 76 °C/W Notes 2 and 3 3
Maximum junction temperature TJ 150 °C 3
Storage temperature range Tstg -65 150 °C 3
Operating temperature (A733C) TA 0 70 °C characterized operation 1
Large-signal differential voltage amplification AVD 250 400 600 V/V VOD = 1 V, Gain option 1, TA = 25°C 4
Large-signal differential voltage amplification AVD 80 100 120 V/V VOD = 1 V, Gain option 2, TA = 25°C 4
Large-signal differential voltage amplification AVD 8 10 12 V/V VOD = 1 V, Gain option 3, TA = 25°C 4
Bandwidth BW 50 MHz RS = 50 Ω, Gain option 1, TA = 25°C 4
Bandwidth BW 90 MHz RS = 50 Ω, Gain option 2, TA = 25°C 4
Bandwidth BW 200 MHz RS = 50 Ω, Gain option 3, TA = 25°C 4
Input offset current IIO 0.4 5 µA Any gain option, TA = 25°C 4
Input bias current IIB 9 30 µA Any gain option, TA = 25°C 4
Common-mode input voltage range VICR -1 1 V Any gain option, TA = 25°C 4
Common-mode output voltage VOC 2.4 2.9 3.4 V Any gain option, TA = 25°C 4
Output offset voltage VOO 0.6 1.5 V Gain option 1, TA = 25°C 4
Output offset voltage VOO 0.35 1.5 V Gain options 2 & 3, TA = 25°C 4
Maximum peak-to-peak output voltage swing VOPP 3 4.7 V Any gain option, TA = 25°C 4
Input resistance ri 4 kΩ VOD ≤ 1 V, Gain option 1, TA = 25°C 4
Input resistance ri 10 24 kΩ VOD ≤ 1 V, Gain option 2, TA = 25°C 4
Input resistance ri 250 kΩ VOD ≤ 1 V, Gain option 3, TA = 25°C 4
Output resistance ro 20 Ω TA = 25°C 4
Input capacitance Ci 2 pF VOD ≤ 1 V, Gain option 2, TA = 25°C 4
Common-mode rejection ratio CMRR 60 86 dB VIC = ±1 V, f ≤ 100 kHz, Gain option 2, TA = 25°C 4
Common-mode rejection ratio CMRR 70 dB VIC = ±1 V, f = 5 MHz, Gain option 2, TA = 25°C 4
Supply voltage rejection ratio kSVR 50 70 dB ΔVCC± = ±0.5 V, Gain option 2, TA = 25°C 4
Broadband equivalent input noise voltage Vn 12 µV BW = 1 kHz to 10 MHz, Any gain option, TA = 25°C 4
Propagation delay time tpd 7.5 ns RS = 50 Ω, output step = 1 V, Gain option 1, TA = 25°C 4
Propagation delay time tpd 6 10 ns RS = 50 Ω, output step = 1 V, Gain option 2, TA = 25°C 4
Propagation delay time tpd 3.6 ns RS = 50 Ω, output step = 1 V, Gain option 3, TA = 25°C 4
Rise time tr 10.5 ns RS = 50 Ω, output step = 1 V, Gain option 1, TA = 25°C 4
Rise time tr 4.5 12 ns RS = 50 Ω, output step = 1 V, Gain option 2, TA = 25°C 4
Rise time tr 2.5 ns RS = 50 Ω, output step = 1 V, Gain option 3, TA = 25°C 4
Maximum output sink current Isink(max) 2.5 3.6 mA Any gain option, TA = 25°C 4
Supply current ICC 16 24 mA No load, no signal, TA = 25°C 4
Large-signal differential voltage amplification AVD 250 600 V/V VOD = 1 V, Gain option 1, TA = 0°C to 70°C 5
Large-signal differential voltage amplification AVD 80 120 V/V VOD = 1 V, Gain option 2, TA = 0°C to 70°C 5
Large-signal differential voltage amplification AVD 8 12 V/V VOD = 1 V, Gain option 3, TA = 0°C to 70°C 5
Input offset current IIO 6 µA Any gain option, TA = 0°C to 70°C 5
Input bias current IIB 40 µA Any gain option, TA = 0°C to 70°C 5
Common-mode input voltage range VICR -1 1 V Any gain option, TA = 0°C to 70°C 5
Output offset voltage VOO 1.5 V Gain option 1, TA = 0°C to 70°C 5
Maximum peak-to-peak output voltage swing VOPP 2.8 V Any gain option, TA = 0°C to 70°C 5
Input resistance ri 8 kΩ VOD ≤ 1 V, Gain option 2, TA = 0°C to 70°C 5
Common-mode rejection ratio CMRR 50 dB VIC = +1 V, f ≤ 100 kHz, Gain option 2, TA = 0°C to 70°C 5
Supply voltage rejection ratio kSVR 50 dB ΔVCC± = ±0.5 V, Gain option 2, TA = 0°C to 70°C 5
Maximum output sink current Isink(max) 2.5 mA Any gain option, TA = 0°C to 70°C 5
Supply current ICC 27 mA No load, no signal, TA = 0°C to 70°C 5

CAD (KiCad official)

  • Symbol: UA733CNSR
  • Footprint: Package_SO:SOIC-14_3.9x8.7mm_P1.27mm
  • 3D model: SOIC-14-208mil (KiCad packages3D, STEP)
  • 3D model files: ua733cnsr-etched.step / ua733cnsr-etched.glb carry the MPN laser-etched on the die in a toggleable Adom.LaserEtch group (Fusion-ready); ua733cnsr.step / ua733cnsr.glb are the bare package body.

Provenance

Data extracted from the manufacturer datasheet, not a distributor listing:

  • Datasheet: Texas Instruments datasheet (21 pp, sha256 af0e843dc9dd3691, retrieved 2026-10-31, tier: manufacturer)
  • Extractor: parts-factory 2.0.0 / extract_pins 0.3, primary claude-haiku-5-5 (text), consensus claude-sonnet-5-5 (agreed), guards: pin_guards 0.1: passed. Pins are checked against the footprint pad set and their cited datasheet pages before publish.
  • CAD: KiCad official libraries (CC-BY-SA 4.0).

Datasheet PDF