Loads on click. Unloads only if this page sits in the background.

Symbol & Footprint

Schematic Symbol

Open full view ↗
Loads on click. Unloads only if this page sits in the background.

PCB Footprint

Open full view ↗
Loads on click. Unloads only if this page sits in the background.
Loads on click. Unloads only if this page sits in the background.
Download PDF
Contents

README

markdown

UA723CN

Texas Instruments · Voltage Regulators - Linear, Low Drop Out (LDO) Regulators · DIP-14

UA723CN from Texas Instruments, in a DIP-14. Pinout and pin descriptions extracted from the manufacturer datasheet (extract_pins, cross-checked by a second model); symbol, footprint, and 3D from KiCad-official CAD.

Pinout

Pin Name Type Function
1 NC unconnected No internal connection.
2 CURR LIM input Current-limit input of the adjustable-output current limiter, connected with CURR SENS across the external sense resistor RSC (I(limit) = 0.65 V / RSC).
3 CURR SENS input Current-sense input of the current limiter, connected to the load side of the external sense resistor RSC.
4 IN- input Inverting input of the error amplifier; differential input voltage to the error amplifier is limited to ±5 V.
5 IN+ input Noninverting input of the error amplifier; voltage between this input and VCC- is limited to 8 V maximum.
6 REF output Temperature-compensated reference voltage output, typically 7.15 V (6.8 V to 7.5 V) at 25°C, with a maximum 15 mA current from REF.
7 VCC- power_in Negative supply voltage terminal (ground in single-supply positive regulators); VCC+ to VCC- is 40 V continuous maximum.
8 NC unconnected No internal connection.
9 VZ passive Internal 6.2 V Zener diode terminal, with a maximum current from VZ of 25 mA.
10 OUTPUT output Regulated output from the series pass transistor, rated for 150 mA load current and adjustable from 2 V to 37 V.
11 VC power_in Collector supply of the series pass transistor, with input-to-output differential VC - VO of 3 V to 38 V.
12 VCC+ power_in Positive supply voltage terminal, with input voltage 9.5 V to 40 V recommended and 40 V continuous maximum to VCC-.
13 FREQ COMP passive Frequency compensation terminal, with an external capacitor (100 pF to 1000 pF shown in the application circuits) connected to IN-.
14 NC unconnected No internal connection.

Key specifications

Parameter Value
Manufacturer Texas Instruments
Package DIP-14
Category Power Management (PMIC)
Pins 14

CAD (KiCad official)

  • Symbol: UA723CN
  • Footprint: Package_DIP:DIP-14_W7.62mm
  • 3D model: DIP-14 (KiCad packages3D, STEP)
  • 3D model files: ua723cn-etched.step / ua723cn-etched.glb carry the MPN laser-etched on the die in a toggleable Adom.LaserEtch group (Fusion-ready); ua723cn.step / ua723cn.glb are the bare package body.

Provenance

Data extracted from the manufacturer datasheet, not a distributor listing:

  • Datasheet: Texas Instruments datasheet (22 pp, sha256 9f4a3d620bb9b3ef, retrieved 2026-10-01, tier: lcsc)
  • Extractor: parts-factory 2.0.0 / extract_pins 0.3, primary claude-haiku-4-5-20251001 (text), consensus claude-sonnet-5-5 (agreed), guards: pin_guards 0.1: passed. Pins are checked against the footprint pad set and their cited datasheet pages before publish.
  • CAD: KiCad official libraries (CC-BY-SA 4.0).

Datasheet PDF