main
Download ZIP Propose a change
Generated by kicad-footprint-generator · KiCad file format 20260206
Name Last commit message Last updated
docs u74lvc1g08g: re-etch, flat white mark read from pin 1 (service-occt 1.4.0) + chip hero · Ray 3d ago
viewers u74lvc1g08g: viewers · Ray 28d ago
package.json Publish 0.1.0 · Ray 28d ago
page.json Brief states the pinout check that actually ran (was an unconditional "Datasheet-verified pinout") · Ray 11d ago
README.md u74lvc1g08g: laser-etched CAD + chip hero (factory 2.0.0 backfill) · Ray 14d ago
u74lvc1g08g-etched.fit.json u74lvc1g08g: re-etch, flat white mark read from pin 1 (service-occt 1.4.0) + chip hero · Ray 3d ago
u74lvc1g08g-etched.glb u74lvc1g08g: re-etch, flat white mark read from pin 1 (service-occt 1.4.0) + chip hero · Ray 3d ago
u74lvc1g08g-etched.step u74lvc1g08g: re-etch, flat white mark read from pin 1 (service-occt 1.4.0) + chip hero · Ray 3d ago
u74lvc1g08g.glb Publish 0.1.0 · Ray 28d ago
u74lvc1g08g.kicad_mod Publish 0.1.0 · Ray 28d ago
u74lvc1g08g.kicad_sym Publish 0.1.0 · Ray 28d ago
u74lvc1g08g.lbr Publish 0.1.0 · Ray 28d ago
u74lvc1g08g.step Publish 0.1.0 · Ray 28d ago

U74LVC1G08G

UTC Unisonic Tech · Gates · SOT-353

U74LVC1G08G from UTC Unisonic Tech, in a SOT-353. Pinout and pin descriptions extracted from the manufacturer datasheet by ds2sf; symbol, footprint, and 3D from KiCad-official CAD.

Pinout

Pin Name Type Function
1 A input Logic input A of the 2-input AND gate. CMOS-compatible input tolerant to 5.5 V regardless of VCC; VIH ≥ 0.65×VCC (1.65-1.95 V range) or ≥ 2 V (3.0-3.6 V range), VIL ≤ 0.35×VCC. Input transition rate ≤ 20 ns/V at 1.8/2.5 V, ≤ 10 ns/V at 3.3 V, ≤ 5 ns/V at 5 V.
2 B input Logic input B of the 2-input AND gate. Same CMOS input characteristics as A: 5.5 V tolerant, VIH/VIL scale with VCC per the static-characteristics table.
3 GND power_in Device ground (0 V) reference. Continuous ICC / IGND current is limited to ±100 mA absolute maximum.
4 Y output AND-gate output, Y = A × B. Drives ±24 mA at VCC = 3.0 V (VOH ≥ 2.3 V at −24 mA; VOL ≤ 0.55 V at 24 mA). Continuous output current limited to ±50 mA absolute maximum. Bypass with a local 0.1 µF cap between VCC and GND close to the device.
5 VCC power_in Positive supply. Operating range 1.65 V to 5.5 V (1.5 V data-retention only). Quiescent supply current ICC ≤ 10 µA. Absolute max 6.5 V. Decouple locally with 0.1 µF to GND.

Key specifications

Parameter Value
Manufacturer UTC Unisonic Tech
Package SOT-353
Category Logic
Pins 5

Ordering variants

Same part, different packaging or reel option.

  • U74LVC1G08GAE5
  • U74LVC1G08GAF5
  • U74LVC1G08GAL5
  • U74LVC1G08GAN5
  • U74LVC1G08GK06-1010X2

CAD (KiCad official)

  • Symbol: U74LVC1G08G
  • Footprint: Package_TO_SOT_SMD:SOT-353_SC-70-5
  • 3D model: SOT-353 (KiCad packages3D, STEP)
  • 3D model files: u74lvc1g08g-etched.step / u74lvc1g08g-etched.glb carry the MPN laser-etched on the die in a toggleable Adom.LaserEtch group (Fusion-ready); u74lvc1g08g.step / u74lvc1g08g.glb are the bare package body.

Provenance

Data extracted from the manufacturer datasheet, not a distributor listing:

  • Datasheet: UTC Unisonic Tech datasheet (5 pp, sha256 15d110aa4099862f, retrieved 2026-08-17, tier: lcsc)
  • Extractor: ds2sf (Claude). Every pin and dimension is cited to a datasheet page; it refuses to fabricate.
  • CAD: KiCad official libraries (CC-BY-SA 4.0).

Datasheet PDF