main
Download ZIP Propose a change
Generated by kicad-footprint-generator · KiCad file format 20260206
Name Last commit message Last updated
docs u74hc08g: re-etch, flat white mark read from pin 1 (service-occt 1.4.0) + chip hero · Ray 3d ago
viewers u74hc08g: viewers · Ray 27d ago
package.json Publish 0.1.0 · Ray 27d ago
page.json Brief states the pinout check that actually ran (was an unconditional "Datasheet-verified pinout") · Ray 10d ago
README.md u74hc08g: laser-etched CAD + chip hero (factory 2.0.0 backfill) · Ray 14d ago
u74hc08g-etched.fit.json u74hc08g: re-etch, flat white mark read from pin 1 (service-occt 1.4.0) + chip hero · Ray 3d ago
u74hc08g-etched.glb u74hc08g: re-etch, flat white mark read from pin 1 (service-occt 1.4.0) + chip hero · Ray 3d ago
u74hc08g-etched.step u74hc08g: re-etch, flat white mark read from pin 1 (service-occt 1.4.0) + chip hero · Ray 3d ago
u74hc08g.glb Publish 0.1.0 · Ray 27d ago
u74hc08g.kicad_mod Publish 0.1.0 · Ray 27d ago
u74hc08g.kicad_sym Publish 0.1.0 · Ray 27d ago
u74hc08g.lbr Publish 0.1.0 · Ray 27d ago
u74hc08g.step Publish 0.1.0 · Ray 27d ago

U74HC08G

UTC Unisonic Tech · Gates · SOP-14

U74HC08G from UTC Unisonic Tech, in a SOP-14. Pinout and pin descriptions extracted from the manufacturer datasheet by ds2sf; symbol, footprint, and 3D from KiCad-official CAD.

Pinout

Pin Name Type Function
1 1A input Gate 1 input A. CMOS logic input, VIH ≥ 0.7·VCC, VIL ≤ 0.3·VCC. Input leakage ±100 nA (max) at VCC = 6 V.
2 1B input Gate 1 input B. CMOS logic input paired with 1A to produce output 1Y = 1A · 1B.
3 1Y output Gate 1 output. Push-pull CMOS output, Y = A · B. Drive capability 4 mA at VCC = 4.5 V, 5.2 mA at VCC = 6 V.
4 2A input Gate 2 input A. CMOS logic input.
5 2B input Gate 2 input B. CMOS logic input.
6 2Y output Gate 2 output. Y = A · B.
7 GND power_in Ground reference (0 V).
8 3Y output Gate 3 output. Y = A · B.
9 3A input Gate 3 input A. CMOS logic input.
10 3B input Gate 3 input B. CMOS logic input.
11 4Y output Gate 4 output. Y = A · B.
12 4A input Gate 4 input A. CMOS logic input.
13 4B input Gate 4 input B. CMOS logic input.
14 VCC power_in Positive supply, 2 V to 6 V operating range (absolute max -0.5 V to 7 V). Quiescent current ICC = 2 µA (max) at VCC = 6 V.

Key specifications

Parameter Value
Manufacturer UTC Unisonic Tech
Package SOP-14
Category Logic
Pins 14

Ordering variants

Same part, different packaging or reel option.

  • U74HC08G-D14-T
  • U74HC08L-D14-T
  • U74HC08G-S14-R
  • U74HC08L-S14-R
  • U74HC08G-P14-R
  • U74HC08L-P14-R

CAD (KiCad official)

  • Symbol: U74HC08G
  • Footprint: Package_SO:SOIC-14_3.9x8.7mm_P1.27mm
  • 3D model: SOP-14 (KiCad packages3D, STEP)
  • 3D model files: u74hc08g-etched.step / u74hc08g-etched.glb carry the MPN laser-etched on the die in a toggleable Adom.LaserEtch group (Fusion-ready); u74hc08g.step / u74hc08g.glb are the bare package body.

Provenance

Data extracted from the manufacturer datasheet, not a distributor listing:

  • Datasheet: UTC Unisonic Tech datasheet (5 pp, sha256 d51a291091d4a7cb, retrieved 2026-08-17, tier: lcsc)
  • Extractor: ds2sf (Claude). Every pin and dimension is cited to a datasheet page; it refuses to fabricate.
  • CAD: KiCad official libraries (CC-BY-SA 4.0).

Datasheet PDF