component

U6310

Public Made by Adom

by adom

UNI SEMIC Gate Drivers, SSOP-24. Pinout cross-checked by two models against the datasheet, KiCad symbol/footprint/3D.

componentmotor driver icsu6310factory-2.0.0extractor-text
Overview Files Discover Packages Releases Dependencies Issues Breadcrumbs Pull Requests Activity
main
Download ZIP Propose a change
Generated by kicad-footprint-generator · KiCad file format 20260206
Name Last commit message Last updated
docs Publish 0.1.0 · Ray 8d ago
viewers u6310: viewers · Ray 8d ago
package.json Publish 0.1.0 · Ray 8d ago
page.json Set visibility: public · Ray 8d ago
README.md Publish 0.1.0 · Ray 8d ago
u6310-etched.glb Publish 0.1.0 · Ray 8d ago
u6310-etched.step u6310: factory component page (tier=lcsc) · Ray 8d ago
u6310-hero.glb u6310: hero GLB from the etched model (keeps the MPN mark) · Ray 8d ago
u6310-hero.overlay.json Publish 0.1.0 · Ray 8d ago
u6310.glb Publish 0.1.0 · Ray 8d ago
u6310.kicad_mod Publish 0.1.0 · Ray 8d ago
u6310.kicad_sym Publish 0.1.0 · Ray 8d ago
u6310.lbr Publish 0.1.0 · Ray 8d ago
u6310.step Publish 0.1.0 · Ray 8d ago

U6310

UNI SEMIC · Gate Drivers · SSOP-24

U6310 from UNI SEMIC, in a SSOP-24. Pinout and pin descriptions extracted from the manufacturer datasheet (extract_pins, cross-checked by a second model); symbol, footprint, and 3D from KiCad-official CAD.

Pinout

Pin Name Type Function
1 HIN1 input Phase 1 high-side logic input, compatible with 3.3 V and 5 V logic (VIH min 2.0 V, VIL max 0.8 V) with an internal 140 kΩ pull-down and a recommended maximum of 5.0 V.
2 HIN2 input Phase 2 high-side logic input, compatible with 3.3 V and 5 V logic (VIH min 2.0 V, VIL max 0.8 V) with an internal 140 kΩ pull-down and a recommended maximum of 5.0 V.
3 HIN3 input Phase 3 high-side logic input, compatible with 3.3 V and 5 V logic (VIH min 2.0 V, VIL max 0.8 V) with an internal 140 kΩ pull-down and a recommended maximum of 5.0 V.
4 LIN1 input Phase 1 low-side logic input, compatible with 3.3 V and 5 V logic (VIH min 2.0 V, VIL max 0.8 V) with an internal 140 kΩ pull-down and a recommended maximum of 5.0 V.
5 LIN2 input Phase 2 low-side logic input, compatible with 3.3 V and 5 V logic (VIH min 2.0 V, VIL max 0.8 V) with an internal 140 kΩ pull-down and a recommended maximum of 5.0 V.
6 LIN3 input Phase 3 low-side logic input, compatible with 3.3 V and 5 V logic (VIH min 2.0 V, VIL max 0.8 V) with an internal 140 kΩ pull-down and a recommended maximum of 5.0 V.
7 VM power_in Motor power supply input with a recommended operating range of 10.0 V to 70.0 V and an absolute maximum of 75 V.
8 VG output Gate drive output for an external MOSFET, with a gate output voltage of typically 13.0 V.
9 VCC power_out 12 V LDO output that connects to the source of an external NPN or NMOS, with a recommended VCC operating range of 10.0 V to 20.0 V and a UVLO rising threshold of 7.8 V.
10 NC unconnected No connection; the datasheet recommends leaving this pin floating.
11 LDO5 power_out 5 V LDO output for the MCU supply, typically 5.2 V with a maximum output current of 50 mA and output short-circuit protection.
12 GND power_in Ground reference for the chip.
13 LO3 output Phase 3 low-side gate driver output, with typical peak drive of +1.5 A source and -1.8 A sink.
14 LO2 output Phase 2 low-side gate driver output, with typical peak drive of +1.5 A source and -1.8 A sink.
15 LO1 output Phase 1 low-side gate driver output, with typical peak drive of +1.5 A source and -1.8 A sink.
16 VS3 power_in Phase 3 high-side floating ground reference, with a permitted VS range of VB-25 V to VB+0.3 V.
17 HO3 output Phase 3 high-side gate driver output referenced to VS3, with typical peak drive of +1.5 A source and -1.8 A sink.
18 VB3 power_in Phase 3 high-side floating supply, with a recommended VBS range of 10.0 V to 20 V and UVLO thresholds of 4.30 V rising and 3.90 V falling.
19 VS2 power_in Phase 2 high-side floating ground reference, with a permitted VS range of VB-25 V to VB+0.3 V.
20 HO2 output Phase 2 high-side gate driver output referenced to VS2, with typical peak drive of +1.5 A source and -1.8 A sink.
21 VB2 power_in Phase 2 high-side floating supply, with a recommended VBS range of 10.0 V to 20 V and UVLO thresholds of 4.30 V rising and 3.90 V falling.
22 VS1 power_in Phase 1 high-side floating ground reference, with a permitted VS range of VB-25 V to VB+0.3 V.
23 HO1 output Phase 1 high-side gate driver output referenced to VS1, with typical peak drive of +1.5 A source and -1.8 A sink.
24 VB1 power_in Phase 1 high-side floating supply, with a recommended VBS range of 10.0 V to 20 V and UVLO thresholds of 4.30 V rising and 3.90 V falling.

Key specifications

Parameter Value
Manufacturer UNI SEMIC
Package SSOP-24
Category Motor Driver ICs
Pins 24

Electrical characteristics

Limits as printed in the datasheet (page.json metadata.characteristics carries them as data).

Parameter Symbol Min Typ Max Unit Conditions Page
VM supply voltage (absolute maximum) VM -0.3 75 V 4
High-side floating supply voltage (absolute maximum) VB1,VB2,VB3 -0.3 75 V 4
Low-side supply voltage (absolute maximum) VCC -0.3 20 V 4
Logic input voltage (absolute maximum) HIN1,HIN2,HIN3,LIN1,LIN2,LIN3 -0.3 6.5 V 4
Enable and logic input voltage (absolute maximum) SD, HIN1,HIN2,HIN3,LIN1,LIN2,LIN3 -0.3 6.5 V 4
Comparator voltage (absolute maximum) FALT, IR -0.3 6.5 V 4
Allowable VS slew rate (absolute maximum) dVs/dt 50 V/ns 4
Operating junction temperature (absolute maximum) TJ -40 150 ℃ 4
Operating ambient temperature (absolute maximum) TA -40 125 ℃ 4
Storage temperature (absolute maximum) Tstg -65 150 ℃ 4
Thermal resistance junction to ambient θJA 160 °C/W 4
VM supply voltage (recommended) VM -0.3 70 V 4
High-side floating supply voltage (recommended) VB1,VB2,VB3 -0.3 70 V 4
Low-side supply voltage (recommended) VCC 5 15 V 4
Low-side output voltage (recommended) VLO1,VLO2,VLO3 -0.3 15 V 4
Enable and logic input voltage HIN/LIN (recommended) HIN1,HIN2,HIN3,LIN1,LIN2,LIN3 -0.3 5 V 4
Comparator voltage (recommended) FALT, IR -0.3 5 V 4
Enable input voltage SD (recommended) SD -0.3 5 V 4
Operating ambient temperature (recommended) TA -40 125 ℃ 4
Logic high level input voltage (PWM inputs) VINH 2 V 5
Logic low level input voltage (PWM inputs) VINL 0 0.8 V 5
SD input high level voltage VINH 2 V 5
SD input low level voltage VINL 0 0.8 V 5

CAD (KiCad official)

  • Symbol: U6310
  • Footprint: Package_SO:SSOP-24_5.3x8.2mm_P0.65mm
  • 3D model: SSOP-24 (KiCad packages3D, STEP)
  • 3D model files: u6310-etched.step / u6310-etched.glb carry the MPN laser-etched on the die in a toggleable Adom.LaserEtch group (Fusion-ready); u6310.step / u6310.glb are the bare package body.

Provenance

Data extracted from the manufacturer datasheet, not a distributor listing:

  • Datasheet: UNI SEMIC datasheet (12 pp, sha256 bc01a392d725140b, retrieved 2026-10-18, tier: lcsc)
  • Datasheet language: Chinese. Pin names, descriptions, and specs on this page were extracted and translated to English by ds2sf; the linked PDF is the manufacturer original.
  • Extractor: parts-factory 2.0.0 / extract_pins 0.3, primary claude-haiku-5-5 (text), consensus claude-sonnet-5-5 (agreed), guards: pin_guards 0.1: passed. Pins are checked against the footprint pad set and their cited datasheet pages before publish.
  • CAD: KiCad official libraries (CC-BY-SA 4.0).

Datasheet PDF