Overview Files Discover Packages Releases Dependencies Issues Breadcrumbs Pull Requests Activity

main

Generated by kicad-footprint-generator · KiCad file format 20260206

Name	Last commit message	Last updated
docs	Publish 0.1.0 · Ray	1mo ago
viewers	u3220e: viewers · Ray	1mo ago
package.json	Publish 0.1.0 · Ray	1mo ago
page.json	Set visibility: public · Ray	1mo ago
README.md	Publish 0.1.0 · Ray	1mo ago
u3220e-etched.glb	u3220e: factory component page (tier=lcsc) · Ray	1mo ago
u3220e-etched.step	u3220e: factory component page (tier=lcsc) · Ray	1mo ago
u3220e-hero.glb	u3220e: hero GLB from the etched model (keeps the MPN mark) · Ray	1mo ago
u3220e-hero.overlay.json	Publish 0.1.0 · Ray	1mo ago
u3220e.glb	Publish 0.1.0 · Ray	1mo ago
u3220e.kicad_mod	Publish 0.1.0 · Ray	1mo ago
u3220e.kicad_sym	Publish 0.1.0 · Ray	1mo ago
u3220e.lbr	Publish 0.1.0 · Ray	1mo ago
u3220e.step	Publish 0.1.0 · Ray	1mo ago

U3220E

UNI SEMIC · Power Distribution Switches · ESOP-8

U3220E from UNI SEMIC, in a ESOP-8. Pinout and pin descriptions extracted from the manufacturer datasheet (extract_pins, cross-checked by a second model); symbol, footprint, and 3D from KiCad-official CAD.

Pinout

Pin	Name	Type	Function
1	VDD	power_in	Chip supply pin that also serves as the output-voltage feedback input when FB is floating; a 0.1uF SMD capacitor is recommended at VDD, VDD_ON is 7.5 V typ, VDD_OVP is 24 V typ, VDD clamp is 26 V typ at 10 mA, and the absolute maximum VDD supply is 30 V.
2	GND	power_in	Chip reference ground.
3	FB	input	Feedback input pin; the output defaults to 14.3 V when this pin is left floating, the internal reference VFB_REF is 1.87 V typ, the OVP threshold is 2.40 V typ, and the OLP threshold is 1.40 V typ, with FB/CS pin voltage rated -0.3 to 7 V.
4	CS	input	Peak current sense pin that sets the cycle-by-cycle peak current threshold (VIPK 0.3 V typ) with 350 ns leading-edge blanking, and the abnormal overcurrent threshold AOCP is 0.6 V typ; the FB/CS pin voltage is rated -0.3 to 7 V.
5	Drain	power_in	Internal high-voltage MOSFET drain; the Drain pin voltage is rated -0.3 to 120 V and the MOSFET breakdown voltage is 120 V typ.
6	Drain	power_in	Internal high-voltage MOSFET drain (second drain pin, same function as pin 5); the Drain pin voltage is rated -0.3 to 120 V.
7	NC	unconnected	Not connected; the datasheet recommends leaving this pin floating.
8	HV	power_in	Internal high-voltage start-up pin that supplies the 180 V start-up circuit, which charges the VDD capacitor from the HV source (IHV is 1 mA min and 4 mA max at HV=90 V, VDD=0 V).
9	Drain	power_in	Internal high-voltage MOSFET drain on the exposed thermal pad, which must be well soldered to the PCB (applies to U3220E).

Key specifications

Parameter	Value
Manufacturer	UNI SEMIC
Package	ESOP-8
Category	Power Management (PMIC)
Pins	9

CAD (KiCad official)

Symbol: U3220E
Footprint: Package_SO:SOIC-8-1EP_3.9x4.9mm_P1.27mm_EP2.41x3.3mm
3D model: ESOP-8 (KiCad packages3D, STEP)
3D model files: u3220e-etched.step / u3220e-etched.glb carry the MPN laser-etched on the die in a toggleable Adom.LaserEtch group (Fusion-ready); u3220e.step / u3220e.glb are the bare package body.

Provenance

Data extracted from the manufacturer datasheet, not a distributor listing:

Datasheet: UNI SEMIC datasheet (12 pp, sha256 94612a27fe15e502, retrieved 2026-10-09, tier: lcsc)
Datasheet language: Chinese. Pin names, descriptions, and specs on this page were extracted and translated to English by ds2sf; the linked PDF is the manufacturer original.
Extractor: parts-factory 2.0.0 / extract_pins 0.3, primary claude-haiku-5-5 (text), consensus claude-sonnet-5-5 (agreed), guards: pin_guards 0.1: passed. Pins are checked against the footprint pad set and their cited datasheet pages before publish.
CAD: KiCad official libraries (CC-BY-SA 4.0).

Datasheet PDF