component

TXS0104EPWR

Public Made by Adom

by adom

Texas Instruments Translators / Level Shifters, TSSOP-14. Pinout extracted from the datasheet, KiCad symbol/footprint/3D.

componentlogictxs0104epwr
Overview Files Discover Packages Releases Dependencies Issues Breadcrumbs Pull Requests Activity
main
Download ZIP Propose a change
Generated by kicad-footprint-generator · KiCad file format 20260206
Name Last commit message Last updated
docs txs0104epwr: re-etch, flat white mark read from pin 1 (service-occt 1.4.0) + chip hero · Ray
viewers pin 1: carry the footprint's marker into the .lbr, the viewer and page.json (silk-marker, drawn, top-left) · Ray
package.json Publish 0.2.0 · Ray
pads.json pin 1: carry the footprint's marker into the .lbr, the viewer and page.json (silk-marker, drawn, top-left) · Ray
page.json txs0104epwr: component.models_3d pose record per STEP (Z-up, seated z=0, pad-centre origin, identity binding) · Ray
README.md txs0104epwr: laser-etched CAD + chip hero (factory 2.0.0 backfill) · Ray
txs0104epwr-etched.fit.json txs0104epwr: re-etch, flat white mark read from pin 1 (service-occt 1.4.0) + chip hero · Ray
txs0104epwr-etched.glb txs0104epwr: re-etch, flat white mark read from pin 1 (service-occt 1.4.0) + chip hero · Ray
txs0104epwr-etched.step txs0104epwr: re-etch, flat white mark read from pin 1 (service-occt 1.4.0) + chip hero · Ray
txs0104epwr.glb Publish 0.1.0 · Ray
txs0104epwr.kicad_mod Publish 0.1.0 · Ray
txs0104epwr.kicad_sym Publish 0.1.0 · Ray
txs0104epwr.lbr rebuild the library on adom-lbr 2.32.0. The published copy was built by 2.18.0, which imported every KiCad roundrect an… · Ray
txs0104epwr.step Publish 0.1.0 · Ray

TXS0104EPWR

Texas Instruments · Translators / Level Shifters · TSSOP-14

TXS0104EPWR from Texas Instruments, in a TSSOP-14. Pinout and pin descriptions extracted from the manufacturer datasheet by ds2sf; symbol, footprint, and 3D from KiCad-official CAD.

Pinout

Pin Name Type Function
1 VCCA power_in A-port supply voltage. 1.65 V <= VCCA <= 3.6 V and VCCA <= VCCB. Also biases the OE input threshold. Decouple with a 0.1 uF cap close to the pin.
2 A1 bidirectional Input/output A1. Referenced to VCCA. Bidirectional level-translated I/O paired with B1.
3 A2 bidirectional Input/output A2. Referenced to VCCA. Bidirectional level-translated I/O paired with B2.
4 A3 bidirectional Input/output A3. Referenced to VCCA. Bidirectional level-translated I/O paired with B3.
5 A4 bidirectional Input/output A4. Referenced to VCCA. Bidirectional level-translated I/O paired with B4.
6 NC unconnected No internal connection. Leave floating or tie to ground.
7 GND power_in Device ground reference for both supply rails.
8 OE input 3-state output-mode enable, referenced to VCCA. Drive OE low to place all A- and B-port outputs in Hi-Z. For Hi-Z during power up/down, tie OE to GND through a pull-down resistor (value set by the driver's current-sourcing capability).
9 NC unconnected No internal connection. Leave floating or tie to ground.
10 B4 bidirectional Input/output B4. Referenced to VCCB. Bidirectional level-translated I/O paired with A4.
11 B3 bidirectional Input/output B3. Referenced to VCCB. Bidirectional level-translated I/O paired with A3.
12 B2 bidirectional Input/output B2. Referenced to VCCB. Bidirectional level-translated I/O paired with A2.
13 B1 bidirectional Input/output B1. Referenced to VCCB. Bidirectional level-translated I/O paired with B1.
14 VCCB power_in B-port supply voltage. 2.3 V <= VCCB <= 5.5 V and VCCB >= VCCA. Decouple with a 0.1 uF cap close to the pin. Either supply (VCCA or VCCB) may be ramped first - no sequencing required.

Key specifications

Parameter Value
Manufacturer Texas Instruments
Package TSSOP-14
Category Logic
Pins 14

Ordering variants

Same part, different packaging or reel option.

  • TXS0104EPWR
  • TXS0104EPWRD
  • TXS0104EPWRRGY
  • TXS0104EPWRBQA
  • TXS0104EPWRZXU
  • TXS0104EPWRNMN
  • TXS0104EPWRYZT
  • TXS0104EPWRRUT

CAD (KiCad official)

  • Symbol: TXS0104EPWR
  • Footprint: Package_SO:TSSOP-14_4.4x5mm_P0.65mm
  • 3D model: TSSOP-14 (KiCad packages3D, STEP)
  • 3D model files: txs0104epwr-etched.step / txs0104epwr-etched.glb carry the MPN laser-etched on the die in a toggleable Adom.LaserEtch group (Fusion-ready); txs0104epwr.step / txs0104epwr.glb are the bare package body.

3D model downloads

Two STEP files. Same geometry, different body top:

File Size Use it when
txs0104epwr.step 194 KB You want the bare part, or you mark your own boards.
txs0104epwr-etched.step 2.4 MB You want the part with TXS0104EPWR already on it.

The marking in the etched file is real recessed geometry cut into the solid, not a texture or a decal: 623 faces against 237 in the bare model. It survives export, section views, and rendering in any CAD tool, and it drops straight into KiCad or Fusion with no extra setup.

Provenance

Data extracted from the manufacturer datasheet, not a distributor listing:

  • Datasheet: Texas Instruments datasheet (51 pp, sha256 8622dc5ff42a36e2, retrieved 2026-08-17, tier: manufacturer)
  • Extractor: ds2sf (Claude). Every pin and dimension is cited to a datasheet page; it refuses to fabricate.
  • CAD: KiCad official libraries (CC-BY-SA 4.0).

Datasheet PDF