component

TXS0102

Public Made by Adom

by adom

TI 2-bit bidirectional voltage level translator, VSSOP-8. Auto-direction, 1.65-5.5 V each side. Datasheet-verified.

componentinterfacelevel-shifterlevel-translatori2cvssop-8texas-instruments
Overview Files Discover Packages Releases Dependencies Issues Breadcrumbs Pull Requests Activity
main
Download ZIP Propose a change
Made with kicad-footprint-generator 10.0 · KiCad file format 20260206
Name Last commit message Last updated
docs txs0102: re-etch, flat white mark read from pin 1 (service-occt 1.4.0) + chip hero · Ray 1mo ago
viewers cross-highlight symbol + footprint viewers · Ray 2mo ago
package.json Publish 0.1.0 · Ray 2mo ago
page.json txs0102: component.models_3d pose record per STEP (Z-up, seated z=0, pad-centre origin, identity binding) · Ray 1mo ago
README.md txs0102: laser-etched CAD + chip hero (factory 2.0.0 backfill) · Ray 1mo ago
txs0102-etched.fit.json txs0102: re-etch, flat white mark read from pin 1 (service-occt 1.4.0) + chip hero · Ray 1mo ago
txs0102-etched.glb txs0102: re-etch, flat white mark read from pin 1 (service-occt 1.4.0) + chip hero · Ray 1mo ago
txs0102-etched.step txs0102: re-etch, flat white mark read from pin 1 (service-occt 1.4.0) + chip hero · Ray 1mo ago
TXS0102.adom-lbr.json TXS0102: validated Fusion/EAGLE library + adom-lbr hub, generated from this page's KiCad sources · Ray 2mo ago
txs0102.glb Publish 0.1.0 · Ray 2mo ago
txs0102.kicad_mod Publish 0.1.0 · Ray 2mo ago
txs0102.kicad_sym Publish 0.1.0 · Ray 2mo ago
txs0102.lbr add validated EAGLE .lbr (Fusion library) · Ray 2mo ago
TXS0102.lbr TXS0102: validated Fusion/EAGLE library + adom-lbr hub, generated from this page's KiCad sources · Ray 2mo ago
txs0102.step add .step (Fusion 3D source) · Ray 2mo ago

TXS0102

Texas Instruments · 2-bit bidirectional level shifter · VSSOP-8

A 2-bit bidirectional voltage-level translator in VSSOP-8, for interfacing two logic domains at different voltages, such as a 1.8 V sensor and a 3.3 V MCU, or a 3.3 V MCU and 5 V I2C. Each of the two channels connects an A-side pin to a B-side pin and shifts signals both ways automatically, with no direction pin needed, thanks to one-shot edge accelerators and pull-ups that make it work for open-drain buses like I2C as well as push-pull signals. Separate VCCA and VCCB supplies (each 1.65-5.5 V) set the two logic levels, and an output-enable (OE) tri-states both channels. Its wider siblings are the TXS0104 and TXS0108.

Pinout

Pin Name Type Function
1 B2 bidirectional Input/output B, channel 2. Referenced to VCCB (2.3 V to 5.5 V). Bidirectional level-shifted I/O paired with A2; supports open-drain or push-pull.
2 GND power_in Ground reference for the device.
3 VCCA power_in A-port supply voltage. 1.65 V ≤ VCCA ≤ 3.6 V and VCCA ≤ VCCB. Sets the A-side logic reference and rails the A-side pass-transistor.
4 A2 bidirectional Input/output A, channel 2. Referenced to VCCA (1.65 V to 3.6 V). Bidirectional level-shifted I/O paired with B2; supports open-drain or push-pull.
5 A1 bidirectional Input/output A, channel 1. Referenced to VCCA (1.65 V to 3.6 V). Bidirectional level-shifted I/O paired with B1; supports open-drain or push-pull.
6 OE input Output enable, active high. Referenced to VCCA. Pull OE low to place all A- and B-port I/Os into 3-state (Hi-Z), which also drops quiescent current. Tie OE to GND through a pulldown during power-up/down to hold the device in Hi-Z.
7 VCCB power_in B-port supply voltage. 2.3 V ≤ VCCB ≤ 5.5 V and VCCB ≥ VCCA. Sets the B-side logic reference.
8 B1 bidirectional Input/output B, channel 1. Referenced to VCCB (2.3 V to 5.5 V). Bidirectional level-shifted I/O paired with A1; supports open-drain or push-pull.

Key specifications

Parameter Value
Type 2-bit bidirectional level translator
Channels 2 (auto-direction)
Voltage A / B 1.65-5.5 V each (independent)
Bus support push-pull + open-drain (I2C)
Enable OE (tri-state)
Direction control automatic (no DIR pin)
Data rate up to 24 Mbps (push-pull)
Package VSSOP-8

Ordering variants

Same part, different packaging or reel option.

  • TXS0102DCUR (VSSOP-8)
  • TXS0102DCTR (SM8)

CAD (KiCad official)

  • Symbol: Logic_LevelTranslator:TXS0102DCT
  • Footprint: Package_SO:VSSOP-8_2.3x2mm_P0.5mm
  • 3D model: VSSOP-8 (KiCad packages3D)
  • 3D model files: txs0102-etched.step / txs0102-etched.glb carry the MPN laser-etched on the die in a toggleable Adom.LaserEtch group (Fusion-ready); txs0102.step / txs0102.glb are the bare package body.

Provenance

Data extracted from the manufacturer datasheet, not a distributor listing:

  • Datasheet: Texas Instruments datasheet (45 pp, sha256 2f81661591dbfa6e, retrieved 2026-08-17, tier: manufacturer)
  • Extractor: ds2sf (Claude). Every pin and dimension is cited to a datasheet page; it refuses to fabricate.
  • CAD: KiCad official libraries (CC-BY-SA 4.0).

Datasheet PDF