component

TXB0108PWR

Public Made by Adom

by adom

Texas Instruments Translators, Level Shifters, TSSOP-20. Pinout extracted from the datasheet, KiCad symbol/footprint/3D.

componentlogictxb0108pwr
Overview Files Discover Packages Releases Dependencies Issues Breadcrumbs Pull Requests Activity
main
Download ZIP Propose a change
Generated by kicad-footprint-generator · KiCad file format 20260206
Name Last commit message Last updated
docs txb0108pwr: re-etch, flat white mark read from pin 1 (service-occt 1.4.0) + chip hero · Ray 4d ago
viewers txb0108pwr: viewers · Ray 27d ago
package.json Publish 0.1.0 · Ray 27d ago
page.json Brief states the pinout check that actually ran (was an unconditional "Datasheet-verified pinout") · Ray 11d ago
README.md txb0108pwr: laser-etched CAD + chip hero (factory 2.0.0 backfill) · Ray 17d ago
txb0108pwr-etched.fit.json txb0108pwr: re-etch, flat white mark read from pin 1 (service-occt 1.4.0) + chip hero · Ray 4d ago
txb0108pwr-etched.glb txb0108pwr: re-etch, flat white mark read from pin 1 (service-occt 1.4.0) + chip hero · Ray 4d ago
txb0108pwr-etched.step txb0108pwr: re-etch, flat white mark read from pin 1 (service-occt 1.4.0) + chip hero · Ray 4d ago
txb0108pwr.glb Publish 0.1.0 · Ray 27d ago
txb0108pwr.kicad_mod Publish 0.1.0 · Ray 27d ago
txb0108pwr.kicad_sym Publish 0.1.0 · Ray 27d ago
txb0108pwr.lbr Publish 0.1.0 · Ray 27d ago
txb0108pwr.step Publish 0.1.0 · Ray 27d ago

TXB0108PWR

Texas Instruments · Translators, Level Shifters · TSSOP-20

TXB0108PWR from Texas Instruments, in a TSSOP-20. Pinout and pin descriptions extracted from the manufacturer datasheet by ds2sf; symbol, footprint, and 3D from KiCad-official CAD.

Pinout

Pin Name Type Function
1 A1 bidirectional Input/output 1. Referenced to VCCA. Bidirectional level-translated data line on the A port side.
2 VCCA power_in A-port supply voltage. 1.1V ≤ VCCA ≤ 3.6V, and VCCA ≤ VCCB. Sets the logic level for the A-side I/Os and the OE input reference.
3 A2 bidirectional Input/output 2. Referenced to VCCA. Bidirectional level-translated data line on the A port side.
4 A3 bidirectional Input/output 3. Referenced to VCCA. Bidirectional level-translated data line on the A port side.
5 A4 bidirectional Input/output 4. Referenced to VCCA. Bidirectional level-translated data line on the A port side.
6 A5 bidirectional Input/output 5. Referenced to VCCA. Bidirectional level-translated data line on the A port side.
7 A6 bidirectional Input/output 6. Referenced to VCCA. Bidirectional level-translated data line on the A port side.
8 A7 bidirectional Input/output 7. Referenced to VCCA. Bidirectional level-translated data line on the A port side.
9 A8 bidirectional Input/output 8. Referenced to VCCA. Bidirectional level-translated data line on the A port side.
10 OE input Output enable. Pull OE low to place all outputs in the high-impedance (3-state) mode. Referenced to VCCA. During power-up/down OE should be tied to GND through a pulldown resistor.
11 GND power_in Ground reference for the device.
12 B8 bidirectional Input/output 8. Referenced to VCCB. Bidirectional level-translated data line on the B port side.
13 B7 bidirectional Input/output 7. Referenced to VCCB. Bidirectional level-translated data line on the B port side.
14 B6 bidirectional Input/output 6. Referenced to VCCB. Bidirectional level-translated data line on the B port side.
15 B5 bidirectional Input/output 5. Referenced to VCCB. Bidirectional level-translated data line on the B port side.
16 B4 bidirectional Input/output 4. Referenced to VCCB. Bidirectional level-translated data line on the B port side.
17 B3 bidirectional Input/output 3. Referenced to VCCB. Bidirectional level-translated data line on the B port side.
18 B2 bidirectional Input/output 2. Referenced to VCCB. Bidirectional level-translated data line on the B port side.
19 VCCB power_in B-port supply voltage. 1.65V ≤ VCCB ≤ 5.5V. Must be greater than or equal to VCCA. Sets the logic level for the B-side I/Os.
20 B1 bidirectional Input/output 1. Referenced to VCCB. Bidirectional level-translated data line on the B port side.

Key specifications

Parameter Value
Manufacturer Texas Instruments
Package TSSOP-20
Category Logic
Pins 20

Ordering variants

Same part, different packaging or reel option.

  • TXB0108PWR
  • TXB0108PWRDGS
  • TXB0108PWRDGSR
  • TXB0108PWRDQS
  • TXB0108PWRDQSR
  • TXB0108PWRRGY
  • TXB0108PWRRGYR
  • TXB0108PWRRKS
  • TXB0108PWRRKSR
  • TXB0108PWRRUK
  • TXB0108PWRRUKR
  • TXB0108PWRYZP
  • TXB0108PWRYZPR
  • TXB0108PWRNME
  • TXB0108PWRNMER
  • TXB0108PWRZXY
  • TXB0108PWRGXY

CAD (KiCad official)

  • Symbol: TXB0108PWR
  • Footprint: Package_SO:TSSOP-20_4.4x6.5mm_P0.65mm
  • 3D model: TSSOP-20 (KiCad packages3D, STEP)
  • 3D model files: txb0108pwr-etched.step / txb0108pwr-etched.glb carry the MPN laser-etched on the die in a toggleable Adom.LaserEtch group (Fusion-ready); txb0108pwr.step / txb0108pwr.glb are the bare package body.

Provenance

Data extracted from the manufacturer datasheet, not a distributor listing:

  • Datasheet: Texas Instruments datasheet (47 pp, sha256 8f8720b78129d8b4, retrieved 2026-08-17, tier: manufacturer)
  • Extractor: ds2sf (Claude). Every pin and dimension is cited to a datasheet page; it refuses to fabricate.
  • CAD: KiCad official libraries (CC-BY-SA 4.0).

Datasheet PDF