main
Download ZIP Propose a change
Generated by kicad-footprint-generator · KiCad file format 20260206
Name Last commit message Last updated
docs tvs1800drvr: re-etch, flat white mark read from pin 1 (service-occt 1.4.0) + chip hero · Ray 1mo ago
viewers tvs1800drvr: viewers · Ray 1mo ago
package.json Publish 0.1.0 · Ray 1mo ago
page.json tvs1800drvr: component.models_3d pose record per STEP (Z-up, seated z=0, pad-centre origin, identity binding) · Ray 29d ago
README.md tvs1800drvr: laser-etched CAD + chip hero (factory 2.0.0 backfill) · Ray 1mo ago
tvs1800drvr-etched.fit.json tvs1800drvr: re-etch, flat white mark read from pin 1 (service-occt 1.4.0) + chip hero · Ray 1mo ago
tvs1800drvr-etched.glb tvs1800drvr: re-etch, flat white mark read from pin 1 (service-occt 1.4.0) + chip hero · Ray 1mo ago
tvs1800drvr-etched.step tvs1800drvr: re-etch, flat white mark read from pin 1 (service-occt 1.4.0) + chip hero · Ray 1mo ago
tvs1800drvr.glb Publish 0.1.0 · Ray 1mo ago
tvs1800drvr.kicad_mod Publish 0.1.0 · Ray 1mo ago
tvs1800drvr.kicad_sym Publish 0.1.0 · Ray 1mo ago
tvs1800drvr.lbr Publish 0.1.0 · Ray 1mo ago
tvs1800drvr.step Publish 0.1.0 · Ray 1mo ago

TVS1800DRVR

Texas Instruments · Surge Protection Devices (SPDs) · WSON-6(2x2)

TVS1800DRVR from Texas Instruments, in a WSON-6(2x2). Pinout and pin descriptions extracted from the manufacturer datasheet by ds2sf; symbol, footprint, and 3D from KiCad-official CAD.

Pinout

Pin Name Type Function
1 GND passive Ground / cathode return of the TVS clamp. Pins 1, 2, 3 and the exposed thermal pad are all internally tied to GND and should connect together to the system ground plane for lowest inductance and best thermal dissipation.
2 GND passive Ground / cathode return of the TVS clamp. Tie to GND together with pins 1, 3 and the exposed thermal pad.
3 GND passive Ground / cathode return of the TVS clamp. Tie to GND together with pins 1, 2 and the exposed thermal pad.
4 IN passive ESD and surge protected channel (anode of the TVS clamp). 18V reverse standoff voltage, clamps at ~22.8V at Ipp (40A, 8/20us). Pins 4, 5, 6 are internally connected and should be tied together at the protected signal/rail line.
5 IN passive ESD and surge protected channel. Internally tied to pins 4 and 6; connect all three to the protected line for lowest series impedance.
6 IN passive ESD and surge protected channel. Internally tied to pins 4 and 5; connect all three to the protected line for lowest series impedance.
EP GND passive Exposed thermal pad on the bottom of the SON-6 package. Internally connected to GND (pins 1, 2, 3); must be soldered to the ground plane for proper thermal performance and mechanical retention.

Key specifications

Parameter Value
Manufacturer Texas Instruments
Package WSON-6(2x2)
Category Circuit Protection
Pins 7

Ordering variants

Same part, different packaging or reel option.

  • TVS1800DRVR
  • TVS1800DRVRDRVT

CAD (KiCad official)

  • Symbol: TVS1800DRVR
  • Footprint: Package_SON:WSON-6-1EP_2x2mm_P0.65mm_EP1x1.6mm
  • 3D model: WSON-6(2x2) (KiCad packages3D, STEP)
  • 3D model files: tvs1800drvr-etched.step / tvs1800drvr-etched.glb carry the MPN laser-etched on the die in a toggleable Adom.LaserEtch group (Fusion-ready); tvs1800drvr.step / tvs1800drvr.glb are the bare package body.

Provenance

Data extracted from the manufacturer datasheet, not a distributor listing:

  • Datasheet: Texas Instruments datasheet (22 pp, sha256 bc51ca208dafd0ba, retrieved 2026-08-17, tier: lcsc)
  • Datasheet language: Chinese. Pin names, descriptions, and specs on this page were extracted and translated to English by ds2sf; the linked PDF is the manufacturer original.
  • Extractor: ds2sf (Claude). Every pin and dimension is cited to a datasheet page; it refuses to fabricate.
  • CAD: KiCad official libraries (CC-BY-SA 4.0).

Datasheet PDF