component

TUSB2077APT

Public Made by Adom

by adom

Texas Instruments USB Converters, LQFP-48(7x7). Pinout cross-checked by two models against the datasheet, KiCad symbol/footprint/3D.

componentinterfacetusb2077aptfactory-2.0.0extractor-text
Overview Files Discover Packages Releases Dependencies Issues Breadcrumbs Pull Requests Activity
main
Download ZIP Propose a change
Generated by kicad-footprint-generator · KiCad file format 20260206
Name Last commit message Last updated
docs Publish 0.1.0 · Ray 12d ago
viewers tusb2077apt: viewers · Ray 12d ago
package.json Publish 0.1.0 · Ray 12d ago
page.json Set visibility: public · Ray 12d ago
README.md Publish 0.1.0 · Ray 12d ago
tusb2077apt-etched.glb tusb2077apt: factory component page (tier=lcsc) · Ray 12d ago
tusb2077apt-etched.step tusb2077apt: factory component page (tier=lcsc) · Ray 12d ago
tusb2077apt-hero.glb tusb2077apt: hero GLB from the etched model (keeps the MPN mark) · Ray 12d ago
tusb2077apt-hero.overlay.json Publish 0.1.0 · Ray 12d ago
tusb2077apt.glb Publish 0.1.0 · Ray 12d ago
tusb2077apt.kicad_mod Publish 0.1.0 · Ray 12d ago
tusb2077apt.kicad_sym Publish 0.1.0 · Ray 12d ago
tusb2077apt.lbr Publish 0.1.0 · Ray 12d ago
tusb2077apt.step Publish 0.1.0 · Ray 12d ago

TUSB2077APT

Texas Instruments · USB Converters · LQFP-48(7x7)

TUSB2077APT from Texas Instruments, in a LQFP-48(7x7). Pinout and pin descriptions extracted from the manufacturer datasheet (extract_pins, cross-checked by a second model); symbol, footprint, and 3D from KiCad-official CAD.

Pinout

Pin Name Type Function
1 SUSPND output Active-high suspend status output for external logic power-down; it is high during suspend mode and low during normal operation.
2 DP0PUR output DP0 pull-up resistor control that floats until a 15-ms internal counter expires after a system reset or BUSPWR level change, then is driven to VCC (3.3 V) until the next reset or BUSPWR change.
3 DP0 bidirectional Root port USB differential data plus, which together with DM0 forms the upstream USB port.
4 DM0 bidirectional Root port USB differential data minus, which together with DP0 forms the upstream USB port.
5 GND power_in Ground pin that must be tied to ground for proper operation.
6 RESET input Active-low TTL input with hysteresis that must be asserted at power-up; a 100 µs to 1 ms pulse is recommended after VCC reaches 90%, and the clock must be active during the last 60 µs of the reset window.
7 EECLK output EEPROM serial clock: disabled and left floating when EXTMEM is high, and when EXTMEM is low it is a 3-state serial clock output with a 100-µA internal pulldown.
8 EEDATA/GANGED bidirectional When EXTMEM is high it selects ganged or per-port overcurrent detection, and when EXTMEM is low it is the EEPROM serial data I/O; it is a standard TTL input with a 100-µA internal pulldown that must not change dynamically during operation.
9 VCC power_in 3.3-V supply pin; the recommended operating supply range is 3 V to 3.6 V.
10 BUSPWR input Active-low power source indicator that must be pulled low for bus-powered mode or pulled to 3.3 V for self-powered mode, and must not change dynamically during operation.
11 PWRON1 output Active-low push-pull power-on/off control for an external power switch, which must accept 3.3-V inputs because the output cannot drive 5-V signals.
12 OVRCUR1 input Active-low overcurrent input with noise filtering; in per-port mode each downstream port has its own input, and in ganged mode all OVRCUR pins must be tied together.
13 DM1 bidirectional Downstream port USB differential data minus, paired with DP1 to support downstream USB ports.
14 DP1 bidirectional Downstream port USB differential data plus, paired with DM1 to support downstream USB ports.
15 PWRON2 output Active-low push-pull power-on/off control for an external power switch, which must accept 3.3-V inputs because the output cannot drive 5-V signals.
16 OVRCUR2 input Active-low overcurrent input with noise filtering; in per-port mode each downstream port has its own input, and in ganged mode all OVRCUR pins must be tied together.
17 DM2 bidirectional Downstream port USB differential data minus, paired with DP2 to support downstream USB ports.
18 DP2 bidirectional Downstream port USB differential data plus, paired with DM2 to support downstream USB ports.
19 PWRON3 output Active-low push-pull power-on/off control for an external power switch, which must accept 3.3-V inputs because the output cannot drive 5-V signals.
20 OVRCUR3 input Active-low overcurrent input with noise filtering; in per-port mode each downstream port has its own input, and in ganged mode all OVRCUR pins must be tied together.
21 DM3 bidirectional Downstream port USB differential data minus, paired with DP3 to support downstream USB ports.
22 DP3 bidirectional Downstream port USB differential data plus, paired with DM3 to support downstream USB ports.
23 PWRON4 output Active-low push-pull power-on/off control for an external power switch, which must accept 3.3-V inputs because the output cannot drive 5-V signals.
24 GND power_in Ground pin that must be tied to ground for proper operation.
25 OVRCUR4 input Active-low overcurrent input with noise filtering; in per-port mode each downstream port has its own input, and in ganged mode all OVRCUR pins must be tied together.
26 DM4 bidirectional Downstream port USB differential data minus, paired with DP4 to support downstream USB ports.
27 DP4 bidirectional Downstream port USB differential data plus, paired with DM4 to support downstream USB ports.
28 PWRON5 output Active-low push-pull power-on/off control for an external power switch, which must accept 3.3-V inputs because the output cannot drive 5-V signals.
29 OVRCUR5 input Active-low overcurrent input with noise filtering; in per-port mode each downstream port has its own input, and in ganged mode all OVRCUR pins must be tied together.
30 DM5 bidirectional Downstream port USB differential data minus, paired with DP5 to support downstream USB ports.
31 DP5 bidirectional Downstream port USB differential data plus, paired with DM5 to support downstream USB ports.
32 PWRON6 output Active-low push-pull power-on/off control for an external power switch, which must accept 3.3-V inputs because the output cannot drive 5-V signals.
33 OVRCUR6 input Active-low overcurrent input with noise filtering; in per-port mode each downstream port has its own input, and in ganged mode all OVRCUR pins must be tied together.
34 DM6 bidirectional Downstream port USB differential data minus, paired with DP6 to support downstream USB ports.
35 DP6 bidirectional Downstream port USB differential data plus, paired with DM6 to support downstream USB ports.
36 PWRON7 output Active-low push-pull power-on/off control for an external power switch, which must accept 3.3-V inputs because the output cannot drive 5-V signals.
37 OVRCUR7 input Active-low overcurrent input with noise filtering; in per-port mode each downstream port has its own input, and in ganged mode all OVRCUR pins must be tied together.
38 DM7 bidirectional Downstream port USB differential data minus, paired with DP7 to support downstream USB ports.
39 DP7 bidirectional Downstream port USB differential data plus, paired with DM7 to support downstream USB ports.
40 HUBCFG output Hub configured indicator that is high when the hub is configured (drives a green LED) and low when not configured (drives a red LED), and is 3-stated during low-power suspend.
41 PORTPWR output Any-port-powered indicator that is high when any port is powered (green LED) and low when all ports are off (red LED), and is 3-stated during low-power suspend.
42 PORTDIS output No-port-disabled indicator that is high when no port is disabled (green LED) and low when any port is disabled (red LED), and is 3-stated during low-power suspend.
43 GND power_in Ground pin that must be tied to ground for proper operation.
44 XTAL2 output 6-MHz crystal output that must be left open when an oscillator is used.
45 XTAL1/CLK48 input When MODE is low this is a 6-MHz crystal input with 50% duty cycle; when MODE is high it is a 48-MHz clock input and the internal APLL is bypassed.
46 VCC power_in 3.3-V supply pin; the recommended operating supply range is 3 V to 3.6 V.
47 EXTMEM input When high it disables the serial EEPROM interface and selects default VID/PID (General Purpose USB Hub); when low, pins 7 and 8 act as the EEPROM clock and data.
48 MODE input When low the APLL output clocks the core with a 6-MHz crystal or oscillator; when high the XTAL1/CLK48 input clocks the core with a 48-MHz oscillator or other onboard clock.

Key specifications

Parameter Value
Manufacturer Texas Instruments
Package LQFP-48(7x7)
Category Interface
Pins 48

CAD (KiCad official)

  • Symbol: TUSB2077APT
  • Footprint: Package_QFP:LQFP-48_7x7mm_P0.5mm
  • 3D model: LQFP-48(7x7) (KiCad packages3D, STEP)
  • 3D model files: tusb2077apt-etched.step / tusb2077apt-etched.glb carry the MPN laser-etched on the die in a toggleable Adom.LaserEtch group (Fusion-ready); tusb2077apt.step / tusb2077apt.glb are the bare package body.

Provenance

Data extracted from the manufacturer datasheet, not a distributor listing:

  • Datasheet: Texas Instruments datasheet (29 pp, sha256 84f556408dd203b4, retrieved 2026-10-08, tier: lcsc)
  • Extractor: parts-factory 2.0.0 / extract_pins 0.3, primary claude-haiku-5-5 (text), consensus claude-sonnet-5-5 (agreed), guards: pin_guards 0.1: passed. Pins are checked against the footprint pad set and their cited datasheet pages before publish.
  • CAD: KiCad official libraries (CC-BY-SA 4.0).

Datasheet PDF