component

TUSB2046IBVFR

Public Made by Adom

by adom

Texas Instruments USB Converters, LQFP-32(7x7). Pinout cross-checked by two models against the datasheet, KiCad symbol/footprint/3D.

componentinterfacetusb2046ibvfrfactory-2.0.0extractor-text
Overview Files Discover Packages Releases Dependencies Issues Breadcrumbs Pull Requests Activity

3D Model

Open in new tab ↗
Loads on click. Unloads only if this page sits in the background.

Symbol & Footprint

Schematic Symbol

Open full view ↗
Loads on click. Unloads only if this page sits in the background.

PCB Footprint

Open full view ↗
Loads on click. Unloads only if this page sits in the background.

Datasheet

Open in new tab ↗
Loads on click. Unloads only if this page sits in the background.
Download PDF
Contents

README

markdown

TUSB2046IBVFR

Texas Instruments · USB Converters · LQFP-32(7x7)

TUSB2046IBVFR from Texas Instruments, in a LQFP-32(7x7). Pinout and pin descriptions extracted from the manufacturer datasheet (extract_pins, cross-checked by a second model); symbol, footprint, and 3D from KiCad-official CAD.

Pinout

Pin Name Type Function
1 DP0 bidirectional Root port USB differential data plus constituting the upstream USB port when paired with DM0.
2 DM0 bidirectional Root port USB differential data minus constituting the upstream USB port when paired with DP0.
3 VCC power_in 3.3-V supply voltage
4 RESET input Active low TTL input with hysteresis; pulse width 100 μs to 1 ms required after VCC reaches 90%; clock must be active during last 60 μs of reset.
5 EECLK tri_state EEPROM serial clock 3-state output with 100-μA pulldown when EXTMEM low; disabled when EXTMEM high.
6 EEDATA/GANGED bidirectional EEPROM serial data I/O when EXTMEM low; selects ganged or per-port overcurrent detection when EXTMEM high; internally pulled down 100 μA; TTL input must not change dynamically.
7 GND power_in Ground
8 BUSPWR input Active high power source indicator; pull to 3.3V for bus-powered or low for self-powered mode; must not change dynamically.
9 PWRON1 output Active low push-pull power-on/-off output for downstream port 1; requires 3.3-V compatible power switches.
10 OVRCUR1 input Active low overcurrent input for downstream port 1 with noise filtering; may be tied to other OVRCUR pins in ganged mode.
11 DM1 bidirectional USB differential data minus for downstream port 1 when paired with DP1.
12 DP1 bidirectional USB differential data plus for downstream port 1 when paired with DM1.
13 PWRON2 output Active low push-pull power-on/-off output for downstream port 2; requires 3.3-V compatible power switches.
14 OVRCUR2 input Active low overcurrent input for downstream port 2 with noise filtering.
15 DM2 bidirectional USB differential data minus for downstream port 2 when paired with DP2.
16 DP2 bidirectional USB differential data plus for downstream port 2 when paired with DM2.
17 PWRON3 output Active low push-pull power-on/-off output for downstream port 3; requires 3.3-V compatible power switches.
18 OVRCUR3 input Active low overcurrent input for downstream port 3 with noise filtering.
19 DM3 bidirectional USB differential data minus for downstream port 3 when paired with DP3.
20 DP3 bidirectional USB differential data plus for downstream port 3 when paired with DM3.
21 PWRON4 output Active low push-pull power-on/-off output for downstream port 4; requires 3.3-V compatible power switches.
22 OVRCUR4 input Active low overcurrent input for downstream port 4 with noise filtering.
23 DM4 bidirectional USB differential data minus for downstream port 4 when paired with DP4.
24 DP4 bidirectional USB differential data plus for downstream port 4 when paired with DM4.
25 VCC power_in 3.3-V supply voltage
26 EXTMEM input Serial EEPROM interface control; high disables EEPROM and enables ganged mode selection on pin 6; low enables EEPROM with pins 5 and 6 as serial clock and data.
27 TSTPLL/48MCLK bidirectional Test terminal or 48-MHz clock input; tie to ground for 6-MHz operation or apply external 48-MHz clock for 48-MHz operation.
28 GND power_in Ground
29 XTAL2 output 6-MHz crystal output; must be left floating when using external oscillator.
30 XTAL1 input 6-MHz crystal input with 50% duty cycle; internal PLL generates 48-MHz and 12-MHz clocks.
31 TSTMODE input Test/mode terminal; tie to ground for 6-MHz operation or tie to 3.3V for 48-MHz operation.
32 SUSPND output Suspend status output; active high during suspend mode, low during normal operation; used to control external logic power-down.

Key specifications

Parameter Value
Manufacturer Texas Instruments
Package LQFP-32(7x7)
Category Interface
Pins 32

CAD (KiCad official)

  • Symbol: TUSB2046IBVFR
  • Footprint: Package_QFP:LQFP-32_7x7mm_P0.8mm
  • 3D model: LQFP-32(7x7) (KiCad packages3D, STEP)
  • 3D model files: tusb2046ibvfr-etched.step / tusb2046ibvfr-etched.glb carry the MPN laser-etched on the die in a toggleable Adom.LaserEtch group (Fusion-ready); tusb2046ibvfr.step / tusb2046ibvfr.glb are the bare package body.

Provenance

Data extracted from the manufacturer datasheet, not a distributor listing:

  • Datasheet: Texas Instruments datasheet (33 pp, sha256 eaa20027fc3dde2d, retrieved 2026-10-05, tier: lcsc)
  • Extractor: parts-factory 2.0.0 / extract_pins 0.3, primary claude-haiku-4-5-20251001 (text), consensus claude-sonnet-5-5 (agreed), guards: pin_guards 0.1: passed. Pins are checked against the footprint pad set and their cited datasheet pages before publish.
  • CAD: KiCad official libraries (CC-BY-SA 4.0).

Datasheet PDF