Loads on click. Unloads only if this page sits in the background.

Symbol & Footprint

Schematic Symbol

Open full view ↗
Loads on click. Unloads only if this page sits in the background.

PCB Footprint

Open full view ↗
Loads on click. Unloads only if this page sits in the background.
Loads on click. Unloads only if this page sits in the background.
Download PDF
Contents

README

markdown

TUSB1210BRHBT

Texas Instruments · USB Converters · VQFN-32-EP(5x5)

TUSB1210BRHBT from Texas Instruments, in a VQFN-32-EP(5x5). Pinout and pin descriptions extracted from the manufacturer datasheet (extract_pins, cross-checked by a second model); symbol, footprint, and 3D from KiCad-official CAD.

Pinout

Pin Name Type Function
1 REFCLK input Square-wave reference clock input (3 V to 3.6 V amplitude) for CLOCK output mode; tie to GND when CLOCK is required to be input mode.
2 NXT output ULPI NXT output signal, referenced to VDDIO.
3 DATA0 bidirectional ULPI DATA signal 0 synchronized to CLOCK, VDDIO level.
4 DATA1 bidirectional ULPI DATA signal 1 synchronized to CLOCK, VDDIO level.
5 DATA2 bidirectional ULPI DATA signal 2 synchronized to CLOCK, VDDIO level.
6 DATA3 bidirectional ULPI DATA signal 3 synchronized to CLOCK, VDDIO level.
7 DATA4 bidirectional ULPI DATA signal 4 synchronized to CLOCK, VDDIO level.
8 N/C unconnected No connection.
9 DATA5 bidirectional ULPI DATA signal 5 synchronized to CLOCK, VDDIO level.
10 DATA6 bidirectional ULPI DATA signal 6 synchronized to CLOCK, VDDIO level.
11 CS input Active-high chip select; when low the IC is in power down and ULPI bus is tri-stated, tie to VDDIO if unused.
12 VDD15 power_out 1.5 V internal LDO output; connect to external filtering capacitor.
13 DATA7 bidirectional ULPI DATA signal 7 synchronized to CLOCK, VDDIO level.
14 CFG input REFCLK frequency configuration: 19.2 MHz when 0, 26 MHz when 1.
15 N/C unconnected No connection.
16 N/C unconnected No connection.
17 CPEN output CMOS active-high digital output controlling external 5 V VBUS supply, VDD33 level.
18 DP bidirectional DP pin of the USB connector, protected against shorts to 5.25 V.
19 DM bidirectional DM pin of the USB connector, protected against shorts to 5.25 V.
20 VDD33 power_out 3.3 V internal LDO output; connect to external filtering capacitor.
21 VBAT power_in Battery supply input, recommended 2.7 V to 4.8 V.
22 VBUS power_in VBUS pin of the USB connector, protected from -2 V to 20 V.
23 ID bidirectional Identification (ID) pin of the USB connector, protected against shorts to 5.25 V.
24 N/C unconnected No connection.
25 N/C unconnected No connection.
26 CLOCK bidirectional ULPI 60 MHz clock; input by default, becomes output when a clock is detected on REFCLK.
27 RESETB input When low, digital logic and registers reset to defaults and ULPI bus is tri-stated; when high, normal operation.
28 VDD18 power_in External 1.8 V supply input; connect to external filtering capacitor.
29 STP input ULPI STP input signal, referenced to VDDIO.
30 VDD18 power_in External 1.8 V supply input; connect to external filtering capacitor.
31 DIR output ULPI DIR output signal, referenced to VDDIO.
32 VDDIO power_in External 1.8 V supply input for digital I/Os (1.71 V to 1.98 V); connect to external filtering capacitor.
33 GND power_in Thermal pad, reference ground.

Key specifications

Parameter Value
Manufacturer Texas Instruments
Package VQFN-32-EP(5x5)
Category Interface
Pins 33

CAD (KiCad official)

  • Symbol: TUSB1210BRHBT
  • Footprint: Package_DFN_QFN:QFN-32-1EP_5x5mm_P0.5mm_EP3.3x3.3mm
  • 3D model: VQFN-32-EP(5x5) (KiCad packages3D, STEP)
  • 3D model files: tusb1210brhbt-etched.step / tusb1210brhbt-etched.glb carry the MPN laser-etched on the die in a toggleable Adom.LaserEtch group (Fusion-ready); tusb1210brhbt.step / tusb1210brhbt.glb are the bare package body.

Provenance

Data extracted from the manufacturer datasheet, not a distributor listing:

  • Datasheet: Texas Instruments datasheet (73 pp, sha256 bff55b5c1bcd7f84, retrieved 2026-10-06, tier: lcsc)
  • Datasheet language: Chinese. Pin names, descriptions, and specs on this page were extracted and translated to English by ds2sf; the linked PDF is the manufacturer original.
  • Extractor: parts-factory 2.0.0 / extract_pins 0.3, primary claude-haiku-4-5-20251001 (text), consensus claude-sonnet-5-5 (agreed), guards: pin_guards 0.1: passed. Pins are checked against the footprint pad set and their cited datasheet pages before publish.
  • CAD: KiCad official libraries (CC-BY-SA 4.0).

Datasheet PDF