component

TUSB1002ARGER

Public Made by Adom

by adom

Texas Instruments USB Converters, VQFN-24(4x4). Pinout extracted from the datasheet, KiCad symbol/footprint/3D.

componentinterfacetusb1002arger
Overview Files Discover Packages Releases Dependencies Issues Breadcrumbs Pull Requests Activity

3D Model

Open in new tab ↗
Loads on click. Unloads only if this page sits in the background.

Symbol & Footprint

Schematic Symbol

Open full view ↗
Loads on click. Unloads only if this page sits in the background.

PCB Footprint

Open full view ↗
Loads on click. Unloads only if this page sits in the background.

Datasheet

Open in new tab ↗
Loads on click. Unloads only if this page sits in the background.
Download PDF
Contents

README

markdown

TUSB1002ARGER

Texas Instruments · USB Converters · VQFN-24(4x4)

TUSB1002ARGER from Texas Instruments, in a VQFN-24(4x4). Pinout and pin descriptions extracted from the manufacturer datasheet by ds2sf; symbol, footprint, and 3D from KiCad-official CAD.

Pinout

Pin Name Type Function
1 VCC power_in 3.3 V (±10%) supply. Bypass to ground close to the pin.
2 CH1_EQ1 input 4-level configuration input. Together with CH1_EQ2 selects one of 16 Rx EQ settings for the RX1P/N channel. Sampled after rising edge of EN. Internal PU ≈45 kΩ / PD ≈95 kΩ.
3 CH1_EQ2 input 4-level configuration input. Together with CH1_EQ1 selects one of 16 Rx EQ settings for the RX1P/N channel. Sampled after rising edge of EN. Internal PU ≈45 kΩ / PD ≈95 kΩ.
4 CFG1 input 4-level configuration input. With CFG2 selects VOD linearity range and DC gain for both channels. Sampled after rising edge of EN. Internal PU ≈45 kΩ / PD ≈95 kΩ.
5 EN input 2-level enable. Asserted high for normal operation; low places TUSB1002A in shutdown with high-Z receiver terminations and disabled TX/RX channels. Internal PU ≈400 kΩ.
6 GND power_in Ground return.
7 MODE input 4-level mode select sampled after rising edge of EN. 0 = Basic Redriver, R = PCIe/Test mode (TI internal), F = USB 3.2 x1 dual-channel operation, 1 = USB 3.2 x1 single-channel operation. Internal PU ≈45 kΩ / PD ≈95 kΩ.
8 RX1N input 90 Ω differential input, negative signal for Channel 1 SuperSpeed/SuperSpeedPlus receiver.
9 RX1P input 90 Ω differential input, positive signal for Channel 1 SuperSpeed/SuperSpeedPlus receiver.
10 GND power_in Ground return.
11 TX2N output 90 Ω differential output, negative signal for Channel 2 SuperSpeed/SuperSpeedPlus transmitter.
12 TX2P output 90 Ω differential output, positive signal for Channel 2 SuperSpeed/SuperSpeedPlus transmitter.
13 VCC power_in 3.3 V (±10%) supply. Bypass to ground close to the pin.
14 DCBOOST# input 2-level DC gain boost control. Asserting low increases the DC gain (defined by device table) by +1 dB unless already at +2 dB. Internal PU ≈400 kΩ; leave unconnected if not used.
15 CFG2 input 4-level configuration input. With CFG1 sets VOD linearity range and DC gain for both channels. Sampled after rising edge of EN. Internal PU ≈45 kΩ / PD ≈95 kΩ.
16 CH2_EQ1 input 4-level configuration input. Together with CH2_EQ2 selects one of 16 Rx EQ settings for the RX2P/N channel. Sampled after rising edge of EN. Internal PU ≈45 kΩ / PD ≈95 kΩ.
17 CH2_EQ2 input 4-level configuration input. Together with CH2_EQ1 selects one of 16 Rx EQ settings for the RX2P/N channel. Sampled after rising edge of EN. Internal PU ≈45 kΩ / PD ≈95 kΩ.
18 GND power_in Ground return.
19 RX2P input 90 Ω differential input, positive signal for Channel 2 SuperSpeed/SuperSpeedPlus receiver.
20 RX2N input 90 Ω differential input, negative signal for Channel 2 SuperSpeed/SuperSpeedPlus receiver.
21 GND power_in Ground return.
22 TX1P output 90 Ω differential output, positive signal for Channel 1 SuperSpeed/SuperSpeedPlus transmitter.
23 TX1N output 90 Ω differential output, negative signal for Channel 1 SuperSpeed/SuperSpeedPlus transmitter.
24 RSVD1 output Reserved. Driven low by TUSB1002A during normal operation. TI recommends leaving this pin unconnected on the PCB.
25 Thermal Pad power_in Exposed thermal pad. Connect to a solid ground plane for electrical and thermal performance.

Key specifications

Parameter Value
Manufacturer Texas Instruments
Package VQFN-24(4x4)
Category Interface
Pins 25

Ordering variants

Same part, different packaging or reel option.

  • TUSB1002ARGER
  • TUSB1002ARGERRGET

CAD (KiCad official)

  • Symbol: TUSB1002ARGER
  • Footprint: Package_DFN_QFN:QFN-24-1EP_4x4mm_P0.5mm_EP2.7x2.7mm
  • 3D model: VQFN-24(4x4) (KiCad packages3D, STEP)
  • 3D model files: tusb1002arger-etched.step / tusb1002arger-etched.glb carry the MPN laser-etched on the die in a toggleable Adom.LaserEtch group (Fusion-ready); tusb1002arger.step / tusb1002arger.glb are the bare package body.

Provenance

Data extracted from the manufacturer datasheet, not a distributor listing:

  • Datasheet: Texas Instruments datasheet (36 pp, sha256 48ae8089253807e4, retrieved 2026-08-17, tier: lcsc)
  • Datasheet language: Chinese. Pin names, descriptions, and specs on this page were extracted and translated to English by ds2sf; the linked PDF is the manufacturer original.
  • Extractor: ds2sf (Claude). Every pin and dimension is cited to a datasheet page; it refuses to fabricate.
  • CAD: KiCad official libraries (CC-BY-SA 4.0).

Datasheet PDF