main
Download ZIP Propose a change
Generated by kicad-footprint-generator · KiCad file format 20260206
Name Last commit message Last updated
docs Publish 0.1.0 · Ray 28d ago
viewers tt0514tlx: viewers · Ray 28d ago
package.json Publish 0.1.0 · Ray 28d ago
page.json Set visibility: public · Ray 28d ago
README.md Publish 0.1.0 · Ray 28d ago
tt0514tlx-etched.glb tt0514tlx: factory component page (tier=lcsc) · Ray 28d ago
tt0514tlx-etched.step tt0514tlx: factory component page (tier=lcsc) · Ray 28d ago
tt0514tlx-hero.glb tt0514tlx: hero GLB from the etched model (keeps the MPN mark) · Ray 28d ago
tt0514tlx-hero.overlay.json Publish 0.1.0 · Ray 28d ago
tt0514tlx.glb Publish 0.1.0 · Ray 28d ago
tt0514tlx.kicad_mod Publish 0.1.0 · Ray 28d ago
tt0514tlx.kicad_sym Publish 0.1.0 · Ray 28d ago
tt0514tlx.lbr Publish 0.1.0 · Ray 28d ago
tt0514tlx.step Publish 0.1.0 · Ray 28d ago

TT0514TLX

Shenzhen JingYang · ESD And Surge Protection (TVS/ESD) · SOT-23-6L

TT0514TLX from Shenzhen JingYang, in a SOT-23-6L. Pinout and pin descriptions extracted from the manufacturer datasheet (extract_pins, cross-checked by a second model); symbol, footprint, and 3D from KiCad-official CAD.

Pinout

Pin Name Type Function
1 I/O_1 passive Protected high-speed data line I/O clamped to GND, with 5.0 V nominal reverse working voltage (VRWM) and 0.1 μA typical leakage at VRWM.
2 GND power_in Negative reference pin that must connect to the PCB GND, with the connection kept as short as possible to minimize parasitic inductance.
3 I/O_2 passive Protected high-speed data line I/O clamped to GND, with 5.0 V nominal reverse working voltage (VRWM) and 0.1 μA typical leakage at VRWM.
4 I/O_4 passive Protected high-speed data line I/O clamped to GND, with 5.0 V nominal reverse working voltage (VRWM) and 0.1 μA typical leakage at VRWM.
5 VCC power_in Supply-side reference pin of the TVS array, connected to the PCB VCC through wide vias as the datasheet layout guideline requires.
6 I/O_3 passive Protected high-speed data line I/O clamped to GND, with 5.0 V nominal reverse working voltage (VRWM) and 0.1 μA typical leakage at VRWM.

Key specifications

Parameter Value
Manufacturer Shenzhen JingYang
Package SOT-23-6L
Category Circuit Protection
Pins 6

CAD (KiCad official)

  • Symbol: TT0514TLX
  • Footprint: Package_TO_SOT_SMD:SOT-23-6
  • 3D model: SOT-23-6L (KiCad packages3D, STEP)
  • 3D model files: tt0514tlx-etched.step / tt0514tlx-etched.glb carry the MPN laser-etched on the die in a toggleable Adom.LaserEtch group (Fusion-ready); tt0514tlx.step / tt0514tlx.glb are the bare package body.

Provenance

Data extracted from the manufacturer datasheet, not a distributor listing:

  • Datasheet: Shenzhen JingYang datasheet (8 pp, sha256 7b701a35fb3d0f2e, retrieved 2026-10-09, tier: lcsc)
  • Extractor: parts-factory 2.0.0 / extract_pins 0.3, primary claude-haiku-5-5 (text), consensus claude-sonnet-5-5 (agreed), guards: pin_guards 0.1: passed. Pins are checked against the footprint pad set and their cited datasheet pages before publish.
  • CAD: KiCad official libraries (CC-BY-SA 4.0).

Datasheet PDF